{"id":"https://openalex.org/W2030050915","doi":"https://doi.org/10.1016/0167-739x(92)90064-i","title":"A high-speed memory organization for hybrid dataflow / von Neumann computing","display_name":"A high-speed memory organization for hybrid dataflow / von Neumann computing","publication_year":1992,"publication_date":"1992-09-01","ids":{"openalex":"https://openalex.org/W2030050915","doi":"https://doi.org/10.1016/0167-739x(92)90064-i","mag":"2030050915"},"language":"en","primary_location":{"id":"doi:10.1016/0167-739x(92)90064-i","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0167-739x(92)90064-i","pdf_url":null,"source":{"id":"https://openalex.org/S186357190","display_name":"Future Generation Computer Systems","issn_l":"0167-739X","issn":["0167-739X","1872-7115"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Future Generation Computer Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012087967","display_name":"Herbert H. J. Hum","orcid":null},"institutions":[{"id":"https://openalex.org/I4210111842","display_name":"Computer Research Institute of Montr\u00e9al","ror":"https://ror.org/0279d5115","country_code":"CA","type":"nonprofit","lineage":["https://openalex.org/I4210111842"]},{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Herbert H.J Hum","raw_affiliation_strings":["Centre de recherche informatique de Montr\u00e9al, 3744 Jean Brillant, Bureau 500, Montreal Canada, H3T 1PI, and McGill University"],"affiliations":[{"raw_affiliation_string":"Centre de recherche informatique de Montr\u00e9al, 3744 Jean Brillant, Bureau 500, Montreal Canada, H3T 1PI, and McGill University","institution_ids":["https://openalex.org/I4210111842","https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046024163","display_name":"Guang R. Gao","orcid":"https://orcid.org/0000-0002-5265-7528"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Guang R Gao","raw_affiliation_strings":["McGill University, School of Computer Science, McConnell Engineering Building, 3480 University St., Montreal Canada, H3A 2A7"],"affiliations":[{"raw_affiliation_string":"McGill University, School of Computer Science, McConnell Engineering Building, 3480 University St., Montreal Canada, H3A 2A7","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5012087967"],"corresponding_institution_ids":["https://openalex.org/I4210111842","https://openalex.org/I5023651"],"apc_list":{"value":3340,"currency":"USD","value_usd":3340},"apc_paid":null,"fwci":1.1363,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.80929175,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"8","issue":"4","first_page":"287","last_page":"301"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.907181978225708},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.7906246185302734},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7008765935897827},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.6355292797088623},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.6160745024681091},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6089990139007568},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4126942753791809},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.38894936442375183},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3501967489719391},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.3478087782859802},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.2844015061855316},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.22909969091415405},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.22730079293251038},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.09405660629272461}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.907181978225708},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.7906246185302734},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7008765935897827},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.6355292797088623},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.6160745024681091},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6089990139007568},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4126942753791809},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.38894936442375183},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3501967489719391},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.3478087782859802},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.2844015061855316},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.22909969091415405},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.22730079293251038},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.09405660629272461}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0167-739x(92)90064-i","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0167-739x(92)90064-i","pdf_url":null,"source":{"id":"https://openalex.org/S186357190","display_name":"Future Generation Computer Systems","issn_l":"0167-739X","issn":["0167-739X","1872-7115"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Future Generation Computer Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307769","display_name":"Astellas Pharma US","ror":"https://ror.org/05pw69n24"},{"id":"https://openalex.org/F4320313207","display_name":"Australian Centre for Advanced Photovoltaics","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W26691077","https://openalex.org/W1480972752","https://openalex.org/W1555915743","https://openalex.org/W1968093856","https://openalex.org/W1982311688","https://openalex.org/W2010952236","https://openalex.org/W2065109357","https://openalex.org/W2081040934","https://openalex.org/W2102582914","https://openalex.org/W2105454777","https://openalex.org/W2108367172","https://openalex.org/W2120320870","https://openalex.org/W2129499826","https://openalex.org/W2147870465","https://openalex.org/W2152496451","https://openalex.org/W2175441551","https://openalex.org/W3011889816","https://openalex.org/W4233816219","https://openalex.org/W6601067458","https://openalex.org/W6628839738","https://openalex.org/W6642236895","https://openalex.org/W6652889436","https://openalex.org/W6666831648","https://openalex.org/W6670737489","https://openalex.org/W6675286528","https://openalex.org/W6676100985","https://openalex.org/W6676378411","https://openalex.org/W6677836772","https://openalex.org/W6679283979","https://openalex.org/W6815800710"],"related_works":["https://openalex.org/W2224192221","https://openalex.org/W1967889241","https://openalex.org/W2111377238","https://openalex.org/W2161297616","https://openalex.org/W3117494601","https://openalex.org/W4247209662","https://openalex.org/W2159389028","https://openalex.org/W2195435904","https://openalex.org/W2148662141","https://openalex.org/W3022691489"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}