{"id":"https://openalex.org/W1966111990","doi":"https://doi.org/10.1016/0165-6074(94)90108-2","title":"An efficient DM switchbox router","display_name":"An efficient DM switchbox router","publication_year":1994,"publication_date":"1994-07-01","ids":{"openalex":"https://openalex.org/W1966111990","doi":"https://doi.org/10.1016/0165-6074(94)90108-2","mag":"1966111990"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(94)90108-2","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(94)90108-2","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101962914","display_name":"Xiaoyu Song","orcid":"https://orcid.org/0000-0002-4797-7367"},"institutions":[{"id":"https://openalex.org/I70931966","display_name":"Universit\u00e9 de Montr\u00e9al","ror":"https://ror.org/0161xgx34","country_code":"CA","type":"education","lineage":["https://openalex.org/I70931966"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Xiaoyu Song","raw_affiliation_strings":["Dept. I.R.O., Universit\u00e9 de Montr\u00e9al, C.P. 6128, Succ. Centre-ville, Montr\u00e9al, H3C 3J7, Canada"],"affiliations":[{"raw_affiliation_string":"Dept. I.R.O., Universit\u00e9 de Montr\u00e9al, C.P. 6128, Succ. Centre-ville, Montr\u00e9al, H3C 3J7, Canada","institution_ids":["https://openalex.org/I70931966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5101962914"],"corresponding_institution_ids":["https://openalex.org/I70931966"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07064771,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"40","issue":"6","first_page":"439","last_page":"446"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8516248464584351},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7784814834594727},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7340569496154785},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7161346673965454},{"id":"https://openalex.org/keywords/diagonal","display_name":"Diagonal","score":0.6365748643875122},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5553097128868103},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.5005841255187988},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48750969767570496},{"id":"https://openalex.org/keywords/routing-algorithm","display_name":"Routing algorithm","score":0.44920527935028076},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4316946268081665},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.42554834485054016},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.35425829887390137},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3497656583786011},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3169727027416229},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.26202481985092163},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12604647874832153},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08917990326881409}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8516248464584351},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7784814834594727},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7340569496154785},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7161346673965454},{"id":"https://openalex.org/C130367717","wikidata":"https://www.wikidata.org/wiki/Q189791","display_name":"Diagonal","level":2,"score":0.6365748643875122},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5553097128868103},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.5005841255187988},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48750969767570496},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.44920527935028076},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4316946268081665},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.42554834485054016},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.35425829887390137},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3497656583786011},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3169727027416229},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.26202481985092163},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12604647874832153},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08917990326881409},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(94)90108-2","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(94)90108-2","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W42274071","https://openalex.org/W1970059532","https://openalex.org/W1979569488","https://openalex.org/W1983204274","https://openalex.org/W1986503911","https://openalex.org/W2003973107","https://openalex.org/W2014866491","https://openalex.org/W2031910160","https://openalex.org/W2034482176","https://openalex.org/W2076271359","https://openalex.org/W2091258847","https://openalex.org/W2100366504","https://openalex.org/W2104499231","https://openalex.org/W2111309084","https://openalex.org/W2144483873","https://openalex.org/W2295732415","https://openalex.org/W6645381468","https://openalex.org/W6650614728","https://openalex.org/W6673404403","https://openalex.org/W6674914287","https://openalex.org/W6697376231"],"related_works":["https://openalex.org/W2481444631","https://openalex.org/W2967687368","https://openalex.org/W2246127887","https://openalex.org/W2167988973","https://openalex.org/W3152386622","https://openalex.org/W2081591578","https://openalex.org/W2014162718","https://openalex.org/W4249267380","https://openalex.org/W2140896055","https://openalex.org/W2164993619"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}