{"id":"https://openalex.org/W2063606224","doi":"https://doi.org/10.1016/0165-6074(93)90262-j","title":"Delay insensitive micro-pipelined combinational logic","display_name":"Delay insensitive micro-pipelined combinational logic","publication_year":1993,"publication_date":"1993-10-01","ids":{"openalex":"https://openalex.org/W2063606224","doi":"https://doi.org/10.1016/0165-6074(93)90262-j","mag":"2063606224"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(93)90262-j","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(93)90262-j","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011105820","display_name":"Alessandro De Gloria","orcid":"https://orcid.org/0000-0002-7760-2099"},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Alessandro De Gloria","raw_affiliation_strings":["University of Genoa, Department of Biophysical and Electronic Engineering (DIBE), Via Opera Pia 11a, 16146 Genova, Italy","University of Genoa Department of Biophysical and Electronic Engineering (DIBE) Via Opera Pia 11a 16146 Genova ITALY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Genoa, Department of Biophysical and Electronic Engineering (DIBE), Via Opera Pia 11a, 16146 Genova, Italy","institution_ids":["https://openalex.org/I83816512"]},{"raw_affiliation_string":"University of Genoa Department of Biophysical and Electronic Engineering (DIBE) Via Opera Pia 11a 16146 Genova ITALY","institution_ids":["https://openalex.org/I83816512"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040764379","display_name":"Paolo Faraboschi","orcid":"https://orcid.org/0000-0003-4778-5696"},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Faraboschi","raw_affiliation_strings":["University of Genoa, Department of Biophysical and Electronic Engineering (DIBE), Via Opera Pia 11a, 16146 Genova, Italy","University of Genoa Department of Biophysical and Electronic Engineering (DIBE) Via Opera Pia 11a 16146 Genova ITALY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Genoa, Department of Biophysical and Electronic Engineering (DIBE), Via Opera Pia 11a, 16146 Genova, Italy","institution_ids":["https://openalex.org/I83816512"]},{"raw_affiliation_string":"University of Genoa Department of Biophysical and Electronic Engineering (DIBE) Via Opera Pia 11a 16146 Genova ITALY","institution_ids":["https://openalex.org/I83816512"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067054447","display_name":"Mauro Olivieri","orcid":"https://orcid.org/0000-0002-0214-9904"},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mauro Olivieri","raw_affiliation_strings":["University of Genoa, Department of Biophysical and Electronic Engineering (DIBE), Via Opera Pia 11a, 16146 Genova, Italy","University of Genoa Department of Biophysical and Electronic Engineering (DIBE) Via Opera Pia 11a 16146 Genova ITALY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Genoa, Department of Biophysical and Electronic Engineering (DIBE), Via Opera Pia 11a, 16146 Genova, Italy","institution_ids":["https://openalex.org/I83816512"]},{"raw_affiliation_string":"University of Genoa Department of Biophysical and Electronic Engineering (DIBE) Via Opera Pia 11a 16146 Genova ITALY","institution_ids":["https://openalex.org/I83816512"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5011105820"],"corresponding_institution_ids":["https://openalex.org/I83816512"],"apc_list":null,"apc_paid":null,"fwci":0.9518,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.73562147,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"36","issue":"5","first_page":"225","last_page":"241"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.8647513389587402},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8224903345108032},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6731790900230408},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5994338393211365},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.574395477771759},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5365689992904663},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4545643925666809},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.43312472105026245},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.418558806180954},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.41728469729423523},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38768354058265686},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37357449531555176},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3667560815811157},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3594849109649658},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3423539996147156},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34200045466423035},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30868518352508545},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.23213467001914978}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8647513389587402},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8224903345108032},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6731790900230408},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5994338393211365},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.574395477771759},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5365689992904663},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4545643925666809},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.43312472105026245},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.418558806180954},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.41728469729423523},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38768354058265686},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37357449531555176},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3667560815811157},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3594849109649658},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3423539996147156},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34200045466423035},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30868518352508545},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.23213467001914978},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1016/0165-6074(93)90262-j","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(93)90262-j","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/477926","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/477926","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5600000023841858,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1601820136","https://openalex.org/W1738647919","https://openalex.org/W1951899050","https://openalex.org/W1967575124","https://openalex.org/W1984347570","https://openalex.org/W2002089154","https://openalex.org/W2023607121","https://openalex.org/W2033724727","https://openalex.org/W2067044103","https://openalex.org/W2111125619","https://openalex.org/W2113661665","https://openalex.org/W2134829921","https://openalex.org/W2140792504","https://openalex.org/W3142103469","https://openalex.org/W4231905827","https://openalex.org/W6629952561","https://openalex.org/W6635963882","https://openalex.org/W6637838159","https://openalex.org/W6640693055","https://openalex.org/W6656168123","https://openalex.org/W6680133324"],"related_works":["https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W2163776294","https://openalex.org/W3141297747","https://openalex.org/W818963952","https://openalex.org/W1939541994","https://openalex.org/W1851795671","https://openalex.org/W2112955501","https://openalex.org/W2146663621","https://openalex.org/W1970702806"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-17T09:13:05.818461","created_date":"2025-10-10T00:00:00"}