{"id":"https://openalex.org/W2039534605","doi":"https://doi.org/10.1016/0165-6074(93)90259-n","title":"URPR-1: A single-chip VLIW architecture","display_name":"URPR-1: A single-chip VLIW architecture","publication_year":1993,"publication_date":"1993-11-01","ids":{"openalex":"https://openalex.org/W2039534605","doi":"https://doi.org/10.1016/0165-6074(93)90259-n","mag":"2039534605"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(93)90259-n","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(93)90259-n","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111764712","display_name":"Bogong Su","orcid":null},"institutions":[{"id":"https://openalex.org/I142393192","display_name":"College of Staten Island","ror":"https://ror.org/02p179j44","country_code":"US","type":"education","lineage":["https://openalex.org/I142393192"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bogong Su","raw_affiliation_strings":["Dept. of Computer Science, The College of Staten Island, 130 Stuyvesant Place, Staten Island, NY 10301, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science, The College of Staten Island, 130 Stuyvesant Place, Staten Island, NY 10301, USA","institution_ids":["https://openalex.org/I142393192"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100370333","display_name":"Jian Wang","orcid":"https://orcid.org/0000-0001-5416-0649"},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en informatique et en automatique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1326498283"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Jian Wang","raw_affiliation_strings":["INRIA-Rocquencourt, Domaine de Voluceau, BP 105-78153 Le Chesnay Cedex, France"],"affiliations":[{"raw_affiliation_string":"INRIA-Rocquencourt, Domaine de Voluceau, BP 105-78153 Le Chesnay Cedex, France","institution_ids":["https://openalex.org/I1326498283"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102349684","display_name":"Zhizhong Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhizhong Tang","raw_affiliation_strings":["Dept. of Computer Science and Technology, Tsinghua University, Beijing, 100084, China"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Technology, Tsinghua University, Beijing, 100084, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066245104","display_name":"Cihong Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Cihong Zhang","raw_affiliation_strings":["Dept. of Computer Science and Technology, Tsinghua University, Beijing, 100084, China"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Technology, Tsinghua University, Beijing, 100084, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100695569","display_name":"Wei Zhao","orcid":"https://orcid.org/0000-0002-1045-9195"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Zhao","raw_affiliation_strings":["Dept. of CES, Case Western Reserve University, 10900 Euclid Ave; Cleveland, OH 44106-7071, USA","Cleveland, OH 44106-7071, USA","Dept. of CES, Case Western Reserve University, 10900 Euclid Ave"],"affiliations":[{"raw_affiliation_string":"Dept. of CES, Case Western Reserve University, 10900 Euclid Ave; Cleveland, OH 44106-7071, USA","institution_ids":["https://openalex.org/I58956616"]},{"raw_affiliation_string":"Cleveland, OH 44106-7071, USA","institution_ids":[]},{"raw_affiliation_string":"Dept. of CES, Case Western Reserve University, 10900 Euclid Ave","institution_ids":["https://openalex.org/I58956616"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100370333"],"corresponding_institution_ids":["https://openalex.org/I1326498283"],"apc_list":null,"apc_paid":null,"fwci":1.4394,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.83695,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"39","issue":"1","first_page":"25","last_page":"41"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9301013946533203},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9200801849365234},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.869471549987793},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7485318183898926},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7421110272407532},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6119029521942139},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5517258644104004},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5187809467315674},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.5047405958175659},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.46035027503967285},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4395431876182556},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4175024628639221},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.3905843496322632},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3308650553226471},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2582395672798157},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.0824650228023529}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9301013946533203},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9200801849365234},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.869471549987793},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7485318183898926},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7421110272407532},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6119029521942139},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5517258644104004},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5187809467315674},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.5047405958175659},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.46035027503967285},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4395431876182556},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4175024628639221},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.3905843496322632},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3308650553226471},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2582395672798157},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.0824650228023529},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(93)90259-n","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(93)90259-n","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1488907714","https://openalex.org/W1519538706","https://openalex.org/W1982106660","https://openalex.org/W2002554499","https://openalex.org/W2019413811","https://openalex.org/W2037670784","https://openalex.org/W2056403256","https://openalex.org/W2085980798","https://openalex.org/W2129962996","https://openalex.org/W2157758640","https://openalex.org/W2168702624","https://openalex.org/W2170803003","https://openalex.org/W2805366091","https://openalex.org/W4285719527","https://openalex.org/W6629144435","https://openalex.org/W6631097916","https://openalex.org/W6635302785","https://openalex.org/W6645686165","https://openalex.org/W6684912999","https://openalex.org/W6792344271"],"related_works":["https://openalex.org/W4236818014","https://openalex.org/W2123715095","https://openalex.org/W3148322066","https://openalex.org/W788524553","https://openalex.org/W2097051108","https://openalex.org/W2581286023","https://openalex.org/W2054117411","https://openalex.org/W2009783759","https://openalex.org/W1942542608","https://openalex.org/W2148099609"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}