{"id":"https://openalex.org/W2113661665","doi":"https://doi.org/10.1016/0165-6074(93)90007-8","title":"A delay insensitive approach to the VLSI design of a DRAM controller","display_name":"A delay insensitive approach to the VLSI design of a DRAM controller","publication_year":1993,"publication_date":"1993-01-01","ids":{"openalex":"https://openalex.org/W2113661665","doi":"https://doi.org/10.1016/0165-6074(93)90007-8","mag":"2113661665"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(93)90007-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(93)90007-8","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011105820","display_name":"Alessandro De Gloria","orcid":"https://orcid.org/0000-0002-7760-2099"},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. De Gloria","raw_affiliation_strings":["University of Genoa Department of Biophysical and Electronic Engineering (DIBE) Via Opera Pia 11a 16146 Genova ITALY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Genoa Department of Biophysical and Electronic Engineering (DIBE) Via Opera Pia 11a 16146 Genova ITALY","institution_ids":["https://openalex.org/I83816512"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040764379","display_name":"Paolo Faraboschi","orcid":"https://orcid.org/0000-0003-4778-5696"},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Faraboschi","raw_affiliation_strings":["University of Genoa Department of Biophysical and Electronic Engineering (DIBE) Via Opera Pia 11a 16146 Genova ITALY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Genoa Department of Biophysical and Electronic Engineering (DIBE) Via Opera Pia 11a 16146 Genova ITALY","institution_ids":["https://openalex.org/I83816512"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067054447","display_name":"Mauro Olivieri","orcid":"https://orcid.org/0000-0002-0214-9904"},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mauro Olivieri","raw_affiliation_strings":["University of Genoa Department of Biophysical and Electronic Engineering (DIBE) Via Opera Pia 11a 16146 Genova ITALY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Genoa Department of Biophysical and Electronic Engineering (DIBE) Via Opera Pia 11a 16146 Genova ITALY","institution_ids":["https://openalex.org/I83816512"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I83816512"],"apc_list":null,"apc_paid":null,"fwci":2.1336,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.867431,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"37","issue":"1-5","first_page":"19","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9004778861999512},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8726398944854736},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8068410158157349},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.5274484753608704},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.45813775062561035},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44711631536483765},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41131752729415894},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39342236518859863},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35359513759613037},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.05451101064682007}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9004778861999512},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8726398944854736},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8068410158157349},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.5274484753608704},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.45813775062561035},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44711631536483765},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41131752729415894},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39342236518859863},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35359513759613037},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.05451101064682007},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1016/0165-6074(93)90007-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(93)90007-8","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},{"id":"pmh:oai:iris.unige.it:11567/383221","is_oa":false,"landing_page_url":"http://hdl.handle.net/11567/383221","pdf_url":null,"source":{"id":"https://openalex.org/S4377196291","display_name":"CINECA IRIS Institutial Research Information System (University of Genoa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I83816512","host_organization_name":"University of Genoa","host_organization_lineage":["https://openalex.org/I83816512"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:iris.uniroma1.it:11573/477987","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/477987","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2023607121","https://openalex.org/W2970264471","https://openalex.org/W3142103469","https://openalex.org/W4212811695","https://openalex.org/W6629952561","https://openalex.org/W6635963882","https://openalex.org/W6656168123","https://openalex.org/W7062389935"],"related_works":["https://openalex.org/W1976244802","https://openalex.org/W4320351610","https://openalex.org/W2122646225","https://openalex.org/W4293430534","https://openalex.org/W3015923041","https://openalex.org/W4297812927","https://openalex.org/W2335743642","https://openalex.org/W2029945810","https://openalex.org/W3140615508","https://openalex.org/W2542815272"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}