{"id":"https://openalex.org/W1976914354","doi":"https://doi.org/10.1016/0165-6074(92)90143-u","title":"A simple switching system for transputer links","display_name":"A simple switching system for transputer links","publication_year":1992,"publication_date":"1992-02-01","ids":{"openalex":"https://openalex.org/W1976914354","doi":"https://doi.org/10.1016/0165-6074(92)90143-u","mag":"1976914354"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(92)90143-u","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(92)90143-u","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010179391","display_name":"R. McConnell","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"R. Mcconnell","raw_affiliation_strings":["Parallel Computer Centre, The Queen's University of Belfast, BT7 1NN, Northern Ireland"],"affiliations":[{"raw_affiliation_string":"Parallel Computer Centre, The Queen's University of Belfast, BT7 1NN, Northern Ireland","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044394592","display_name":"John Flanigan","orcid":null},"institutions":[{"id":"https://openalex.org/I181231927","display_name":"National University of Ireland","ror":"https://ror.org/00shsf120","country_code":"IE","type":"education","lineage":["https://openalex.org/I181231927"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"J. Flanigan","raw_affiliation_strings":["Computer Science Department, The Queen's University of Belfast, BT7 1NN, N Ireland"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, The Queen's University of Belfast, BT7 1NN, N Ireland","institution_ids":["https://openalex.org/I181231927"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010179391"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7575,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.7345679,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"1-5","first_page":"243","last_page":"246"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9732000231742859,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transputer","display_name":"Transputer","score":0.9688583612442017},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8981342315673828},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.6453427672386169},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6280176043510437},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5942643284797668},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47720226645469666},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4603855609893799},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40379393100738525},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32869207859039307},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2791717052459717}],"concepts":[{"id":"https://openalex.org/C2778319340","wikidata":"https://www.wikidata.org/wiki/Q776861","display_name":"Transputer","level":2,"score":0.9688583612442017},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8981342315673828},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.6453427672386169},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6280176043510437},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5942643284797668},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47720226645469666},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4603855609893799},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40379393100738525},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32869207859039307},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2791717052459717},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(92)90143-u","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(92)90143-u","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W134806845","https://openalex.org/W2134884438","https://openalex.org/W6996914536"],"related_works":["https://openalex.org/W105768848","https://openalex.org/W2071148424","https://openalex.org/W2028242776","https://openalex.org/W206476088","https://openalex.org/W2019529419","https://openalex.org/W1773609661","https://openalex.org/W125155510","https://openalex.org/W121182129","https://openalex.org/W1481491430","https://openalex.org/W83573587"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}