{"id":"https://openalex.org/W2039098232","doi":"https://doi.org/10.1016/0165-6074(92)90108-j","title":"A comparison of some processor farm architectures","display_name":"A comparison of some processor farm architectures","publication_year":1992,"publication_date":"1992-02-01","ids":{"openalex":"https://openalex.org/W2039098232","doi":"https://doi.org/10.1016/0165-6074(92)90108-j","mag":"2039098232"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(92)90108-j","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(92)90108-j","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109847027","display_name":"Jerome Moran","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"J. Moran","raw_affiliation_strings":["Electronics Engineering Department E.T.S. Ingenieros de Telecommunication - U.P.M. Ciudad Universitaria S/N. Madrid 28040, Spain"],"affiliations":[{"raw_affiliation_string":"Electronics Engineering Department E.T.S. Ingenieros de Telecommunication - U.P.M. Ciudad Universitaria S/N. Madrid 28040, Spain","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013893570","display_name":"S. Alexandres","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"S. Alexandres","raw_affiliation_strings":["Electronics Engineering Department E.T.S. Ingenieros de Telecommunication - U.P.M. Ciudad Universitaria S/N. Madrid 28040, Spain"],"affiliations":[{"raw_affiliation_string":"Electronics Engineering Department E.T.S. Ingenieros de Telecommunication - U.P.M. Ciudad Universitaria S/N. Madrid 28040, Spain","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109847027","https://openalex.org/A5013893570"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.1660727,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"1-5","first_page":"85","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.6916000247001648,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.6916000247001648,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6617000102996826,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.6083999872207642,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9305795431137085},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4615165889263153},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4568946361541748},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3549962639808655}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9305795431137085},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4615165889263153},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4568946361541748},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3549962639808655}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(92)90108-j","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(92)90108-j","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"display_name":"Zero hunger","id":"https://metadata.un.org/sdg/2"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2350741829","https://openalex.org/W2530322880"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}