{"id":"https://openalex.org/W2001830280","doi":"https://doi.org/10.1016/0165-6074(91)90414-o","title":"TVA: A timing verifier with analytic temporal modelling","display_name":"TVA: A timing verifier with analytic temporal modelling","publication_year":1991,"publication_date":"1991-08-01","ids":{"openalex":"https://openalex.org/W2001830280","doi":"https://doi.org/10.1016/0165-6074(91)90414-o","mag":"2001830280"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(91)90414-o","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(91)90414-o","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111804980","display_name":"D. Navarro","orcid":null},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"D. Navarro","raw_affiliation_strings":["Dept. of Electrical Engineering and Computer Science Univ. de ZARAGOZA, Maria de Luna 3, 50015 Zaragoza Spain"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering and Computer Science Univ. de ZARAGOZA, Maria de Luna 3, 50015 Zaragoza Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062704482","display_name":"A. Roy","orcid":null},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Roy","raw_affiliation_strings":["Dept. of Electrical Engineering and Computer Science Univ. de ZARAGOZA, Maria de Luna 3, 50015 Zaragoza Spain"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering and Computer Science Univ. de ZARAGOZA, Maria de Luna 3, 50015 Zaragoza Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017195775","display_name":"Michel Robert","orcid":"https://orcid.org/0000-0002-5075-2898"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. Robert","raw_affiliation_strings":["Dept. of Electrical Engineering and Computer Science Univ. de ZARAGOZA, Maria de Luna 3, 50015 Zaragoza Spain","Laboratoire d'Automatique et de Micro\u00e9lectronique de Montpellier UA317 Universite des Sciences et Techniques du Languedoc Place Eugene Bataillon, 34060 Montpellier C\u00e9dex, France"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering and Computer Science Univ. de ZARAGOZA, Maria de Luna 3, 50015 Zaragoza Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Laboratoire d'Automatique et de Micro\u00e9lectronique de Montpellier UA317 Universite des Sciences et Techniques du Languedoc Place Eugene Bataillon, 34060 Montpellier C\u00e9dex, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051878793","display_name":"D. Deschacht","orcid":null},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"D. Deschacht","raw_affiliation_strings":["Dept. of Electrical Engineering and Computer Science Univ. de ZARAGOZA, Maria de Luna 3, 50015 Zaragoza Spain","Laboratoire d'Automatique et de Micro\u00e9lectronique de Montpellier UA317 Universite des Sciences et Techniques du Languedoc Place Eugene Bataillon, 34060 Montpellier C\u00e9dex, France"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering and Computer Science Univ. de ZARAGOZA, Maria de Luna 3, 50015 Zaragoza Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Laboratoire d'Automatique et de Micro\u00e9lectronique de Montpellier UA317 Universite des Sciences et Techniques du Languedoc Place Eugene Bataillon, 34060 Montpellier C\u00e9dex, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107268061","display_name":"D. Auvergne","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Auvergne","raw_affiliation_strings":["Laboratoire d'Automatique et de Micro\u00e9lectronique de Montpellier UA317 Universite des Sciences et Techniques du Languedoc Place Eugene Bataillon, 34060 Montpellier C\u00e9dex, France"],"affiliations":[{"raw_affiliation_string":"Laboratoire d'Automatique et de Micro\u00e9lectronique de Montpellier UA317 Universite des Sciences et Techniques du Languedoc Place Eugene Bataillon, 34060 Montpellier C\u00e9dex, France","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5111804980"],"corresponding_institution_ids":["https://openalex.org/I255234318"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12250712,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"32","issue":"1-5","first_page":"637","last_page":"644"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8848110437393188},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.7574372291564941},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.7370970249176025},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7188723683357239},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.6190732717514038},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5766031742095947},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.55223149061203},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.5164930820465088},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.47685492038726807},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.419846773147583},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39870959520339966},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3255189061164856},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.32081568241119385},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2543696463108063},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09955838322639465},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09084701538085938}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8848110437393188},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.7574372291564941},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.7370970249176025},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7188723683357239},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.6190732717514038},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5766031742095947},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.55223149061203},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.5164930820465088},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.47685492038726807},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.419846773147583},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39870959520339966},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3255189061164856},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32081568241119385},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2543696463108063},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09955838322639465},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09084701538085938},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(91)90414-o","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(91)90414-o","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1572101818","https://openalex.org/W1970525236","https://openalex.org/W2035065046","https://openalex.org/W2042577965","https://openalex.org/W2054878065","https://openalex.org/W2128326790","https://openalex.org/W2593302965","https://openalex.org/W4229997365","https://openalex.org/W4233017948","https://openalex.org/W6661233461","https://openalex.org/W6678940963"],"related_works":["https://openalex.org/W4235807419","https://openalex.org/W2792825668","https://openalex.org/W4242528088","https://openalex.org/W2144633290","https://openalex.org/W2107551409","https://openalex.org/W4249541960","https://openalex.org/W2550704533","https://openalex.org/W2827496155","https://openalex.org/W2890026549","https://openalex.org/W2187775186"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}