{"id":"https://openalex.org/W2056258915","doi":"https://doi.org/10.1016/0165-6074(91)90381-3","title":"A placing and routing tool implemented in Prolog","display_name":"A placing and routing tool implemented in Prolog","publication_year":1991,"publication_date":"1991-08-01","ids":{"openalex":"https://openalex.org/W2056258915","doi":"https://doi.org/10.1016/0165-6074(91)90381-3","mag":"2056258915"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(91)90381-3","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(91)90381-3","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014725064","display_name":"N.A. Kyrloglou","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"N.A. Kyrloglou","raw_affiliation_strings":["VLSI Design Laboratory, Department of Electrical Engineering University of Patras, GR-265 00 Patras, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Department of Electrical Engineering University of Patras, GR-265 00 Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041911385","display_name":"S. Koutroubinas","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"S. Koutroubinas","raw_affiliation_strings":["VLSI Design Laboratory, Department of Electrical Engineering University of Patras, GR-265 00 Patras, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Department of Electrical Engineering University of Patras, GR-265 00 Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030119861","display_name":"A. Koyandis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Koyandis","raw_affiliation_strings":["VLSI Design Laboratory, Department of Electrical Engineering University of Patras, GR-265 00 Patras, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Department of Electrical Engineering University of Patras, GR-265 00 Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112615786","display_name":"C.E. Goutis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"C.E. Goutis","raw_affiliation_strings":["VLSI Design Laboratory, Department of Electrical Engineering University of Patras, GR-265 00 Patras, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Department of Electrical Engineering University of Patras, GR-265 00 Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5014725064"],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17084231,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"32","issue":"1-5","first_page":"425","last_page":"433"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8788411617279053},{"id":"https://openalex.org/keywords/prolog","display_name":"Prolog","score":0.7526920437812805},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5986499786376953},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.48733481764793396},{"id":"https://openalex.org/keywords/constructive","display_name":"Constructive","score":0.4813702702522278},{"id":"https://openalex.org/keywords/routing-algorithm","display_name":"Routing algorithm","score":0.4420596659183502},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.4255497455596924},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.40221989154815674},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3987356424331665},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3550659418106079},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.348436176776886},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.22812527418136597},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.19148045778274536},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15903770923614502},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1302632987499237}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8788411617279053},{"id":"https://openalex.org/C81721847","wikidata":"https://www.wikidata.org/wiki/Q163468","display_name":"Prolog","level":2,"score":0.7526920437812805},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5986499786376953},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.48733481764793396},{"id":"https://openalex.org/C2778701210","wikidata":"https://www.wikidata.org/wiki/Q28130034","display_name":"Constructive","level":3,"score":0.4813702702522278},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.4420596659183502},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.4255497455596924},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.40221989154815674},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3987356424331665},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3550659418106079},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.348436176776886},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.22812527418136597},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19148045778274536},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15903770923614502},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1302632987499237}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(91)90381-3","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(91)90381-3","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W165461709","https://openalex.org/W1587914851","https://openalex.org/W1971121833","https://openalex.org/W1987980734","https://openalex.org/W2011535099","https://openalex.org/W2040996538","https://openalex.org/W2059712682","https://openalex.org/W2081638330","https://openalex.org/W2133404886","https://openalex.org/W2138400966","https://openalex.org/W2149746523","https://openalex.org/W2151100248","https://openalex.org/W2155822845","https://openalex.org/W2166992393","https://openalex.org/W3157016118","https://openalex.org/W6642893405","https://openalex.org/W6653085607","https://openalex.org/W6670965343","https://openalex.org/W6680235626","https://openalex.org/W6682249492","https://openalex.org/W6794032785"],"related_works":["https://openalex.org/W2149224531","https://openalex.org/W2160885658","https://openalex.org/W4247716783","https://openalex.org/W2098791961","https://openalex.org/W2483530712","https://openalex.org/W2144164383","https://openalex.org/W4230539218","https://openalex.org/W2137646787","https://openalex.org/W2154215043","https://openalex.org/W1983892297"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}