{"id":"https://openalex.org/W2008236685","doi":"https://doi.org/10.1016/0165-6074(91)90380-c","title":"Strategy of one and half layer routing","display_name":"Strategy of one and half layer routing","publication_year":1991,"publication_date":"1991-08-01","ids":{"openalex":"https://openalex.org/W2008236685","doi":"https://doi.org/10.1016/0165-6074(91)90380-c","mag":"2008236685"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(91)90380-c","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(91)90380-c","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060257397","display_name":"Michal Z. Serv\u00edt","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Michal Serv\u00edt","raw_affiliation_strings":["Czech Technical University, Department of Computers, Karlovo n\u00e1m\u011bst\u00ed 13, Praha 2, CS-12135 Czechoslovakia, phone (+42 2) 293485, fax (+42 2) 290151"],"affiliations":[{"raw_affiliation_string":"Czech Technical University, Department of Computers, Karlovo n\u00e1m\u011bst\u00ed 13, Praha 2, CS-12135 Czechoslovakia, phone (+42 2) 293485, fax (+42 2) 290151","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042494873","display_name":"Jan Schmidt","orcid":"https://orcid.org/0000-0002-4851-4452"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jan Schmidt","raw_affiliation_strings":["Czech Technical University, Department of Computers, Karlovo n\u00e1m\u011bst\u00ed 13, Praha 2, CS-12135 Czechoslovakia, phone (+42 2) 293485, fax (+42 2) 290151"],"affiliations":[{"raw_affiliation_string":"Czech Technical University, Department of Computers, Karlovo n\u00e1m\u011bst\u00ed 13, Praha 2, CS-12135 Czechoslovakia, phone (+42 2) 293485, fax (+42 2) 290151","institution_ids":["https://openalex.org/I44504214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5060257397"],"corresponding_institution_ids":["https://openalex.org/I44504214"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.11832941,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"32","issue":"1-5","first_page":"417","last_page":"423"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7921875715255737},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.6994425058364868},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.6510180234909058},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.6403791308403015},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.5257402658462524},{"id":"https://openalex.org/keywords/enhanced-interior-gateway-routing-protocol","display_name":"Enhanced Interior Gateway Routing Protocol","score":0.4979126453399658},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4884404242038727},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.47086942195892334},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.44690248370170593},{"id":"https://openalex.org/keywords/policy-based-routing","display_name":"Policy-based routing","score":0.4430038034915924},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.4424661695957184},{"id":"https://openalex.org/keywords/dynamic-source-routing","display_name":"Dynamic Source Routing","score":0.4182812571525574},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.39648139476776123},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.36424630880355835},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.3147389888763428},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07293015718460083},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06085783243179321}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7921875715255737},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.6994425058364868},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.6510180234909058},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.6403791308403015},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.5257402658462524},{"id":"https://openalex.org/C87044965","wikidata":"https://www.wikidata.org/wiki/Q1091139","display_name":"Enhanced Interior Gateway Routing Protocol","level":5,"score":0.4979126453399658},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4884404242038727},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.47086942195892334},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.44690248370170593},{"id":"https://openalex.org/C196423136","wikidata":"https://www.wikidata.org/wiki/Q7209671","display_name":"Policy-based routing","level":5,"score":0.4430038034915924},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.4424661695957184},{"id":"https://openalex.org/C9659607","wikidata":"https://www.wikidata.org/wiki/Q1268903","display_name":"Dynamic Source Routing","level":4,"score":0.4182812571525574},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.39648139476776123},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.36424630880355835},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.3147389888763428},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07293015718460083},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06085783243179321}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(91)90380-c","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(91)90380-c","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W42274071","https://openalex.org/W1995515374","https://openalex.org/W2025740075","https://openalex.org/W2035502074","https://openalex.org/W2095586109","https://openalex.org/W2153580689","https://openalex.org/W3138807513","https://openalex.org/W6659282586","https://openalex.org/W6792319920"],"related_works":["https://openalex.org/W2181601090","https://openalex.org/W2148093630","https://openalex.org/W4253436398","https://openalex.org/W1538003338","https://openalex.org/W2364686261","https://openalex.org/W1984835167","https://openalex.org/W2351097701","https://openalex.org/W4390546506","https://openalex.org/W2556128816","https://openalex.org/W2162880363"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}