{"id":"https://openalex.org/W2025001655","doi":"https://doi.org/10.1016/0165-6074(90)90273-c","title":"A mixed implementation of a real-time system","display_name":"A mixed implementation of a real-time system","publication_year":1990,"publication_date":"1990-08-01","ids":{"openalex":"https://openalex.org/W2025001655","doi":"https://doi.org/10.1016/0165-6074(90)90273-c","mag":"2025001655"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(90)90273-c","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(90)90273-c","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030011675","display_name":"Charles Andr\u00e9","orcid":"https://orcid.org/0000-0001-8081-5741"},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Charles Andre","raw_affiliation_strings":["Universit\u00e9 de Nice - Sophia Antipolis/C.N.R.S. Laboratoire de Signaux et Syst\u00e8mes, Equipe de l'I3S 41 Bd Napol\u00e9on III F - 06041 NICE C\u00e9dex, France"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Nice - Sophia Antipolis/C.N.R.S. Laboratoire de Signaux et Syst\u00e8mes, Equipe de l'I3S 41 Bd Napol\u00e9on III F - 06041 NICE C\u00e9dex, France","institution_ids":["https://openalex.org/I201841394"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110824640","display_name":"Luc Fancelli","orcid":null},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Luc Fancelli","raw_affiliation_strings":["Universit\u00e9 de Nice - Sophia Antipolis/C.N.R.S. Laboratoire de Signaux et Syst\u00e8mes, Equipe de l'I3S 41 Bd Napol\u00e9on III F - 06041 NICE C\u00e9dex, France"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Nice - Sophia Antipolis/C.N.R.S. Laboratoire de Signaux et Syst\u00e8mes, Equipe de l'I3S 41 Bd Napol\u00e9on III F - 06041 NICE C\u00e9dex, France","institution_ids":["https://openalex.org/I201841394"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5030011675"],"corresponding_institution_ids":["https://openalex.org/I201841394"],"apc_list":null,"apc_paid":null,"fwci":1.9746,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.87552987,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"30","issue":"1-5","first_page":"397","last_page":"402"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9264591932296753},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.32683730125427246}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9264591932296753},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32683730125427246}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(90)90273-c","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(90)90273-c","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W32272584","https://openalex.org/W1546220007","https://openalex.org/W1553693026","https://openalex.org/W2041938674","https://openalex.org/W2081938726","https://openalex.org/W2135784828","https://openalex.org/W4206085329","https://openalex.org/W6601334457","https://openalex.org/W6633127449","https://openalex.org/W6670630825","https://openalex.org/W7052319463"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2350741829","https://openalex.org/W2130043461","https://openalex.org/W2530322880","https://openalex.org/W1596801655"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}