{"id":"https://openalex.org/W2014530133","doi":"https://doi.org/10.1016/0165-6074(90)90242-2","title":"A new solution of coherence protocol for tightly coupled multiprocessor systems","display_name":"A new solution of coherence protocol for tightly coupled multiprocessor systems","publication_year":1990,"publication_date":"1990-08-01","ids":{"openalex":"https://openalex.org/W2014530133","doi":"https://doi.org/10.1016/0165-6074(90)90242-2","mag":"2014530133"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(90)90242-2","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(90)90242-2","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076149166","display_name":"Cosimo Antonio Prete","orcid":"https://orcid.org/0000-0002-8467-8198"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Cosimo Antonio Prete","raw_affiliation_strings":["Istituto di Elettronica e Telecomunicazioni, Facolt\u00e0 di Ingegneria, Universit\u00e0 di Pisa, Via Diotisalvi, 2 - 56126 Pisa Italy"],"affiliations":[{"raw_affiliation_string":"Istituto di Elettronica e Telecomunicazioni, Facolt\u00e0 di Ingegneria, Universit\u00e0 di Pisa, Via Diotisalvi, 2 - 56126 Pisa Italy","institution_ids":["https://openalex.org/I108290504"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5076149166"],"corresponding_institution_ids":["https://openalex.org/I108290504"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.13911368,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"30","issue":"1-5","first_page":"207","last_page":"214"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9001805782318115},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.8574800491333008},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.7797517776489258},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6766714453697205},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5902329087257385},{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.548950731754303},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.5203513503074646},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.46986350417137146},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.4156760275363922},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.38592690229415894},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3683593273162842},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.33666834235191345},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3216533064842224},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.22399011254310608},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.16302990913391113},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.13687631487846375},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.10708057880401611}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9001805782318115},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.8574800491333008},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.7797517776489258},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6766714453697205},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5902329087257385},{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.548950731754303},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.5203513503074646},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.46986350417137146},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4156760275363922},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.38592690229415894},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3683593273162842},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.33666834235191345},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3216533064842224},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.22399011254310608},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.16302990913391113},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.13687631487846375},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.10708057880401611},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(90)90242-2","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(90)90242-2","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7099999785423279,"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W131903181","https://openalex.org/W239283595","https://openalex.org/W1511218482","https://openalex.org/W1520460310","https://openalex.org/W1592262616","https://openalex.org/W1689154679","https://openalex.org/W1769402780","https://openalex.org/W1969149623","https://openalex.org/W1971424755","https://openalex.org/W1994242064","https://openalex.org/W2003519715","https://openalex.org/W2004594968","https://openalex.org/W2005607093","https://openalex.org/W2017179936","https://openalex.org/W2021817036","https://openalex.org/W2082798584","https://openalex.org/W2097621668","https://openalex.org/W2100893446","https://openalex.org/W2106626405","https://openalex.org/W2113735160","https://openalex.org/W2114958150","https://openalex.org/W2170830522","https://openalex.org/W2173730676","https://openalex.org/W2294693415","https://openalex.org/W3200218036","https://openalex.org/W4236214094","https://openalex.org/W4248396019","https://openalex.org/W6605336509","https://openalex.org/W6634760872","https://openalex.org/W6635445195","https://openalex.org/W6642639297","https://openalex.org/W6643182911","https://openalex.org/W6654639059","https://openalex.org/W6655750207","https://openalex.org/W6674607797","https://openalex.org/W6674989430","https://openalex.org/W6675777983","https://openalex.org/W6676936075","https://openalex.org/W6684864485","https://openalex.org/W6685386638"],"related_works":["https://openalex.org/W3216777841","https://openalex.org/W1797968800","https://openalex.org/W1482370651","https://openalex.org/W4250205214","https://openalex.org/W2148887883","https://openalex.org/W2135766592","https://openalex.org/W2109703550","https://openalex.org/W2118508246","https://openalex.org/W4291186713","https://openalex.org/W2407815036"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}