{"id":"https://openalex.org/W1975375456","doi":"https://doi.org/10.1016/0165-6074(89)90261-5","title":"A data driven multiprocessor\u2014Its architecture and performance evaluation","display_name":"A data driven multiprocessor\u2014Its architecture and performance evaluation","publication_year":1989,"publication_date":"1989-06-01","ids":{"openalex":"https://openalex.org/W1975375456","doi":"https://doi.org/10.1016/0165-6074(89)90261-5","mag":"1975375456"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(89)90261-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(89)90261-5","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060852298","display_name":"Behrooz Shirazi","orcid":"https://orcid.org/0000-0001-6504-4651"},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B Shirazi","raw_affiliation_strings":["Department of Computer Science and Engineering, Southern Methodist University, Dallas, TX 75275, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Southern Methodist University, Dallas, TX 75275, U.S.A","institution_ids":["https://openalex.org/I178169726"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084254004","display_name":"Ali R. Hurson","orcid":"https://orcid.org/0000-0002-9510-0762"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.R Hurson","raw_affiliation_strings":["Computer Engineering Program, Department of Electrical Engineering, The Pensylvania State University, University Park, PA 16802, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Program, Department of Electrical Engineering, The Pensylvania State University, University Park, PA 16802, U.S.A","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11313717,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"26","issue":"2","first_page":"97","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.904555082321167},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.8198767304420471},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.8157814741134644},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.6601747274398804},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6422650814056396},{"id":"https://openalex.org/keywords/data-structure","display_name":"Data structure","score":0.4821597933769226},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4502326250076294},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4497780203819275},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44289910793304443},{"id":"https://openalex.org/keywords/data-processing","display_name":"Data processing","score":0.4130708575248718},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.404363214969635},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.40143755078315735},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21924147009849548}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.904555082321167},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.8198767304420471},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.8157814741134644},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.6601747274398804},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6422650814056396},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.4821597933769226},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4502326250076294},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4497780203819275},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44289910793304443},{"id":"https://openalex.org/C138827492","wikidata":"https://www.wikidata.org/wiki/Q6661985","display_name":"Data processing","level":2,"score":0.4130708575248718},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.404363214969635},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.40143755078315735},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21924147009849548},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(89)90261-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(89)90261-5","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W97375174","https://openalex.org/W239283595","https://openalex.org/W629382063","https://openalex.org/W1520460310","https://openalex.org/W1582514656","https://openalex.org/W1711024340","https://openalex.org/W1965067244","https://openalex.org/W1975683964","https://openalex.org/W1982459016","https://openalex.org/W1984527041","https://openalex.org/W2014644372","https://openalex.org/W2014964728","https://openalex.org/W2018885404","https://openalex.org/W2036877420","https://openalex.org/W2062182248","https://openalex.org/W2083834929","https://openalex.org/W2093873938","https://openalex.org/W2134393676","https://openalex.org/W2175441551","https://openalex.org/W3020870408","https://openalex.org/W6603947299","https://openalex.org/W6665904161","https://openalex.org/W6766611043"],"related_works":["https://openalex.org/W2045183646","https://openalex.org/W2162409446","https://openalex.org/W2109463584","https://openalex.org/W2504075107","https://openalex.org/W3114280011","https://openalex.org/W4287549745","https://openalex.org/W2772186013","https://openalex.org/W4229822403","https://openalex.org/W2268046897","https://openalex.org/W1979585969"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}
