{"id":"https://openalex.org/W2053228592","doi":"https://doi.org/10.1016/0165-6074(89)90192-0","title":"Optimal placement for hierarchical VLSI layout design","display_name":"Optimal placement for hierarchical VLSI layout design","publication_year":1989,"publication_date":"1989-01-01","ids":{"openalex":"https://openalex.org/W2053228592","doi":"https://doi.org/10.1016/0165-6074(89)90192-0","mag":"2053228592"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(89)90192-0","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(89)90192-0","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045097170","display_name":"Mir Mohsen Pedram","orcid":"https://orcid.org/0000-0002-0674-4428"},"institutions":[{"id":"https://openalex.org/I199693650","display_name":"Umm al-Qura University","ror":"https://ror.org/01xjqrm90","country_code":"SA","type":"education","lineage":["https://openalex.org/I199693650"]}],"countries":["SA"],"is_corresponding":true,"raw_author_name":"M. Mir","raw_affiliation_strings":["College of Applied Sciences and Engineering Umm A1-Qura University, Saudi Arabia"],"affiliations":[{"raw_affiliation_string":"College of Applied Sciences and Engineering Umm A1-Qura University, Saudi Arabia","institution_ids":["https://openalex.org/I199693650"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021717324","display_name":"Hasan Imam","orcid":"https://orcid.org/0000-0002-9808-8738"},"institutions":[{"id":"https://openalex.org/I199693650","display_name":"Umm al-Qura University","ror":"https://ror.org/01xjqrm90","country_code":"SA","type":"education","lineage":["https://openalex.org/I199693650"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"M.H. Imam","raw_affiliation_strings":["College of Applied Sciences and Engineering Umm A1-Qura University, Saudi Arabia"],"affiliations":[{"raw_affiliation_string":"College of Applied Sciences and Engineering Umm A1-Qura University, Saudi Arabia","institution_ids":["https://openalex.org/I199693650"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5045097170"],"corresponding_institution_ids":["https://openalex.org/I199693650"],"apc_list":null,"apc_paid":null,"fwci":0.9905,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.75536355,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"25","issue":"1-5","first_page":"177","last_page":"182"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8786184191703796},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6382070779800415},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5661698579788208},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.5318612456321716},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4976246654987335},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3489256501197815},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3451946973800659},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08809444308280945},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07509362697601318},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.06913456320762634}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8786184191703796},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6382070779800415},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5661698579788208},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.5318612456321716},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4976246654987335},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3489256501197815},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3451946973800659},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08809444308280945},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07509362697601318},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.06913456320762634},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(89)90192-0","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(89)90192-0","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W138233800","https://openalex.org/W1986679986","https://openalex.org/W1990556031","https://openalex.org/W2007535741","https://openalex.org/W2035098842","https://openalex.org/W2066495677","https://openalex.org/W2071609006","https://openalex.org/W2072974175","https://openalex.org/W2158318470","https://openalex.org/W6652110910","https://openalex.org/W6683287526"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W61292821","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W2998315020","https://openalex.org/W2104790384","https://openalex.org/W1976665945","https://openalex.org/W3016208414","https://openalex.org/W2123642381"],"abstract_inverted_index":null,"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}