{"id":"https://openalex.org/W2071862634","doi":"https://doi.org/10.1016/0165-6074(89)90113-0","title":"PMLS \u2014 A parallel multi-level VLSI simulator","display_name":"PMLS \u2014 A parallel multi-level VLSI simulator","publication_year":1989,"publication_date":"1989-08-01","ids":{"openalex":"https://openalex.org/W2071862634","doi":"https://doi.org/10.1016/0165-6074(89)90113-0","mag":"2071862634"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(89)90113-0","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(89)90113-0","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076832857","display_name":"E. Aposporidis","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"E. Aposporidis","raw_affiliation_strings":["AEG Aktiengesellschaft Berlin Research Institute Holl\u00e4nderstr. 31\u201334, D-1000 Berlin 51, Germany"],"affiliations":[{"raw_affiliation_string":"AEG Aktiengesellschaft Berlin Research Institute Holl\u00e4nderstr. 31\u201334, D-1000 Berlin 51, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063686753","display_name":"F. Lohnert","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Lohnert","raw_affiliation_strings":["AEG Aktiengesellschaft Berlin Research Institute Holl\u00e4nderstr. 31\u201334, D-1000 Berlin 51, Germany"],"affiliations":[{"raw_affiliation_string":"AEG Aktiengesellschaft Berlin Research Institute Holl\u00e4nderstr. 31\u201334, D-1000 Berlin 51, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060666748","display_name":"P. Mehring","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Mehring","raw_affiliation_strings":["AEG Aktiengesellschaft Berlin Research Institute Holl\u00e4nderstr. 31\u201334, D-1000 Berlin 51, Germany"],"affiliations":[{"raw_affiliation_string":"AEG Aktiengesellschaft Berlin Research Institute Holl\u00e4nderstr. 31\u201334, D-1000 Berlin 51, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002526838","display_name":"Ferdinand Hoppe","orcid":null},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"F. Hoppe","raw_affiliation_strings":["Technische Universit\u00e4t Berlin Institut f\u00fcr Technische Informatik Franklinstr. 28\u201329, D-1000 Berlin 12, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Berlin Institut f\u00fcr Technische Informatik Franklinstr. 28\u201329, D-1000 Berlin 12, Germany","institution_ids":["https://openalex.org/I4577782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030416948","display_name":"Hans-Ulrich Post","orcid":null},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H.-U. Post","raw_affiliation_strings":["Technische Universit\u00e4t Berlin Institut f\u00fcr Technische Informatik Franklinstr. 28\u201329, D-1000 Berlin 12, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Berlin Institut f\u00fcr Technische Informatik Franklinstr. 28\u201329, D-1000 Berlin 12, Germany","institution_ids":["https://openalex.org/I4577782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5076832857"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.24116462,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"27","issue":"1-5","first_page":"571","last_page":"577"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},"topics":[{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8748119473457336},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7745347619056702},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6888446807861328},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5590610504150391},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5319692492485046},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5007579326629639},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4912702441215515},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4681767523288727},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.4478418231010437},{"id":"https://openalex.org/keywords/electronic-circuit-simulation","display_name":"Electronic circuit simulation","score":0.4349515736103058},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.3480052351951599},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3354222774505615},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2672017812728882},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24667030572891235},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.13985061645507812},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1155448853969574},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08852621912956238},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08789601922035217}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8748119473457336},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7745347619056702},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6888446807861328},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5590610504150391},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5319692492485046},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5007579326629639},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4912702441215515},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4681767523288727},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.4478418231010437},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.4349515736103058},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.3480052351951599},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3354222774505615},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2672017812728882},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24667030572891235},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.13985061645507812},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1155448853969574},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08852621912956238},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08789601922035217},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(89)90113-0","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(89)90113-0","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1545761963","https://openalex.org/W1591929948","https://openalex.org/W1968614190","https://openalex.org/W1988286948","https://openalex.org/W2045904520","https://openalex.org/W2113977834","https://openalex.org/W2118900647","https://openalex.org/W2224404358","https://openalex.org/W2296636214","https://openalex.org/W6632639228","https://openalex.org/W6689103938"],"related_works":["https://openalex.org/W2015298532","https://openalex.org/W1969724412","https://openalex.org/W4255183762","https://openalex.org/W2112049114","https://openalex.org/W2149811829","https://openalex.org/W2108756802","https://openalex.org/W4247745545","https://openalex.org/W2119759405","https://openalex.org/W2099692663","https://openalex.org/W1973409811"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}