{"id":"https://openalex.org/W1991044791","doi":"https://doi.org/10.1016/0165-6074(89)90062-8","title":"MVM: A GaAs microprocessor for critical real-time applications","display_name":"MVM: A GaAs microprocessor for critical real-time applications","publication_year":1989,"publication_date":"1989-08-01","ids":{"openalex":"https://openalex.org/W1991044791","doi":"https://doi.org/10.1016/0165-6074(89)90062-8","mag":"1991044791"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(89)90062-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(89)90062-8","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015901595","display_name":"Antonio N\u00fa\u00f1ez","orcid":"https://orcid.org/0000-0003-1295-1594"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio N\u00fa\u00f1ez","raw_affiliation_strings":["ETSII University of Las Palmas 35017 Las Palmas, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETSII University of Las Palmas 35017 Las Palmas, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071178267","display_name":"David Carnal","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Carnal","raw_affiliation_strings":["School of Electrical Engineering Purdue University West Lafayette, IN 47907, USA","School of Electrical Engineering, Purdue University, West Lafayette, IN 47907 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering Purdue University West Lafayette, IN 47907, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"School of Electrical Engineering, Purdue University, West Lafayette, IN 47907 USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12556983,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"27","issue":"1-5","first_page":"289","last_page":"298"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8625975847244263},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.5829288363456726},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5811424255371094},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5563967227935791},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5113498568534851},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.49492591619491577},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.48011183738708496},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.46071773767471313},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4603860378265381},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4448365569114685},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.42767074704170227},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.31541216373443604},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2709537744522095},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1801832914352417},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13625317811965942}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8625975847244263},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.5829288363456726},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5811424255371094},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5563967227935791},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5113498568534851},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.49492591619491577},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.48011183738708496},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.46071773767471313},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4603860378265381},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4448365569114685},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.42767074704170227},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.31541216373443604},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2709537744522095},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1801832914352417},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13625317811965942},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(89)90062-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(89)90062-8","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1644895787","https://openalex.org/W1715248483","https://openalex.org/W1822865778","https://openalex.org/W1841866369","https://openalex.org/W2022677448","https://openalex.org/W2034234871","https://openalex.org/W2034358743","https://openalex.org/W2040483039","https://openalex.org/W2044251477","https://openalex.org/W2049464208","https://openalex.org/W2092492242","https://openalex.org/W6636803420","https://openalex.org/W6637595684"],"related_works":["https://openalex.org/W4248455891","https://openalex.org/W3023270151","https://openalex.org/W104330089","https://openalex.org/W2476155282","https://openalex.org/W2078460710","https://openalex.org/W356851448","https://openalex.org/W2117633822","https://openalex.org/W1989140377","https://openalex.org/W1520498664","https://openalex.org/W2375625076"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}