{"id":"https://openalex.org/W2059924369","doi":"https://doi.org/10.1016/0165-6074(88)90362-6","title":"CRISC Configurable Reduced Instruction Set Computer or Complex Reconfigurable Instruction Set Computer","display_name":"CRISC Configurable Reduced Instruction Set Computer or Complex Reconfigurable Instruction Set Computer","publication_year":1988,"publication_date":"1988-03-01","ids":{"openalex":"https://openalex.org/W2059924369","doi":"https://doi.org/10.1016/0165-6074(88)90362-6","mag":"2059924369"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(88)90362-6","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(88)90362-6","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032111008","display_name":"Erik Dirkx","orcid":null},"institutions":[{"id":"https://openalex.org/I13469542","display_name":"Vrije Universiteit Brussel","ror":"https://ror.org/006e5kg04","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Erik Dirkx","raw_affiliation_strings":["Vrije Universiteit Brussel Dienst INFO Pleinlaan 2 B-1050 Brussel Belgium"],"affiliations":[{"raw_affiliation_string":"Vrije Universiteit Brussel Dienst INFO Pleinlaan 2 B-1050 Brussel Belgium","institution_ids":["https://openalex.org/I13469542"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5032111008"],"corresponding_institution_ids":["https://openalex.org/I13469542"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19615224,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"23","issue":"1-5","first_page":"239","last_page":"241"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9679999947547913,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9215925931930542},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.7337056994438171},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.700857400894165},{"id":"https://openalex.org/keywords/firmware","display_name":"Firmware","score":0.619027853012085},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.592947244644165},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5858885049819946},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.5517810583114624},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.41900357604026794},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.41755929589271545},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4056522250175476},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35239526629447937}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9215925931930542},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.7337056994438171},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.700857400894165},{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.619027853012085},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.592947244644165},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5858885049819946},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.5517810583114624},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.41900357604026794},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.41755929589271545},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4056522250175476},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35239526629447937},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(88)90362-6","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(88)90362-6","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W245388105","https://openalex.org/W254922928","https://openalex.org/W572413552","https://openalex.org/W1540774993","https://openalex.org/W1564088317","https://openalex.org/W1566071989","https://openalex.org/W1588688985","https://openalex.org/W1666015432","https://openalex.org/W1967575124","https://openalex.org/W2055717497","https://openalex.org/W4210348154"],"related_works":["https://openalex.org/W2582981600","https://openalex.org/W4389238932","https://openalex.org/W4387467152","https://openalex.org/W3010413952","https://openalex.org/W4212885212","https://openalex.org/W4253989935","https://openalex.org/W4379115910","https://openalex.org/W4287635472","https://openalex.org/W2964115305","https://openalex.org/W1596861545"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}