{"id":"https://openalex.org/W2067130382","doi":"https://doi.org/10.1016/0165-6074(88)90142-1","title":"An associative string processor architecture for parallel processing applications","display_name":"An associative string processor architecture for parallel processing applications","publication_year":1988,"publication_date":"1988-08-01","ids":{"openalex":"https://openalex.org/W2067130382","doi":"https://doi.org/10.1016/0165-6074(88)90142-1","mag":"2067130382"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(88)90142-1","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(88)90142-1","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051254087","display_name":"A. Krikelis","orcid":null},"institutions":[{"id":"https://openalex.org/I59433898","display_name":"Brunel University of London","ror":"https://ror.org/00dn4t376","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I59433898"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"A Krikelis","raw_affiliation_strings":["Department of Electrical Engineering and Electronics Brunel University Uxbridge, Middlesex, UB8 3PH United Kingdom"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Electronics Brunel University Uxbridge, Middlesex, UB8 3PH United Kingdom","institution_ids":["https://openalex.org/I59433898"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103541031","display_name":"R.M. Lea","orcid":null},"institutions":[{"id":"https://openalex.org/I59433898","display_name":"Brunel University of London","ror":"https://ror.org/00dn4t376","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I59433898"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"R.M Lea","raw_affiliation_strings":["Department of Electrical Engineering and Electronics Brunel University Uxbridge, Middlesex, UB8 3PH United Kingdom"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Electronics Brunel University Uxbridge, Middlesex, UB8 3PH United Kingdom","institution_ids":["https://openalex.org/I59433898"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5051254087"],"corresponding_institution_ids":["https://openalex.org/I59433898"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20172043,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"24","issue":"1-5","first_page":"747","last_page":"754"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9815000295639038,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9663000106811523,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.917249858379364},{"id":"https://openalex.org/keywords/associative-property","display_name":"Associative property","score":0.7258946299552917},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5954399704933167},{"id":"https://openalex.org/keywords/string","display_name":"String (physics)","score":0.5817958116531372},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5729050040245056},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5596719980239868},{"id":"https://openalex.org/keywords/cellular-architecture","display_name":"Cellular architecture","score":0.45921894907951355},{"id":"https://openalex.org/keywords/parallel-architecture","display_name":"Parallel architecture","score":0.439716100692749},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.429871529340744},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.19449999928474426},{"id":"https://openalex.org/keywords/reference-architecture","display_name":"Reference architecture","score":0.16063213348388672},{"id":"https://openalex.org/keywords/software-architecture","display_name":"Software architecture","score":0.05571243166923523}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.917249858379364},{"id":"https://openalex.org/C159423971","wikidata":"https://www.wikidata.org/wiki/Q177251","display_name":"Associative property","level":2,"score":0.7258946299552917},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5954399704933167},{"id":"https://openalex.org/C157486923","wikidata":"https://www.wikidata.org/wiki/Q1376436","display_name":"String (physics)","level":2,"score":0.5817958116531372},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5729050040245056},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5596719980239868},{"id":"https://openalex.org/C37139622","wikidata":"https://www.wikidata.org/wiki/Q386953","display_name":"Cellular architecture","level":5,"score":0.45921894907951355},{"id":"https://openalex.org/C2985918086","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel architecture","level":3,"score":0.439716100692749},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.429871529340744},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19449999928474426},{"id":"https://openalex.org/C55356503","wikidata":"https://www.wikidata.org/wiki/Q2136675","display_name":"Reference architecture","level":4,"score":0.16063213348388672},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.05571243166923523},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(88)90142-1","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(88)90142-1","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1559783269","https://openalex.org/W2126768944","https://openalex.org/W2142206736","https://openalex.org/W3021639495","https://openalex.org/W4231203505","https://openalex.org/W6680886250"],"related_works":["https://openalex.org/W2136275268","https://openalex.org/W2071069621","https://openalex.org/W167776759","https://openalex.org/W596160764","https://openalex.org/W2137407285","https://openalex.org/W2912346576","https://openalex.org/W123408998","https://openalex.org/W2097116177","https://openalex.org/W2080986480","https://openalex.org/W2000384426"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}