{"id":"https://openalex.org/W1990616334","doi":"https://doi.org/10.1016/0165-6074(88)90140-8","title":"A VLSI implementation of polymorphic-torus architecture","display_name":"A VLSI implementation of polymorphic-torus architecture","publication_year":1988,"publication_date":"1988-08-01","ids":{"openalex":"https://openalex.org/W1990616334","doi":"https://doi.org/10.1016/0165-6074(88)90140-8","mag":"1990616334"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(88)90140-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(88)90140-8","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049060045","display_name":"Massimo Maresca","orcid":"https://orcid.org/0000-0002-3049-3673"},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Massimo Maresca","raw_affiliation_strings":["DIST - University of Genova Via Opera Pia 11A 16145 Genova - Italy"],"affiliations":[{"raw_affiliation_string":"DIST - University of Genova Via Opera Pia 11A 16145 Genova - Italy","institution_ids":["https://openalex.org/I83816512"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080029364","display_name":"Hungwen Li","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hungwen Li","raw_affiliation_strings":["IBM T.J. Watson Res. Center P.O. Box 218 Yorktown Heights, NY 10598 - USA","IBM T. J. Watson Research Center, P.O. Box 218, Yorktown Heights, NY 10598, USA"],"affiliations":[{"raw_affiliation_string":"IBM T.J. Watson Res. Center P.O. Box 218 Yorktown Heights, NY 10598 - USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM T. J. Watson Research Center, P.O. Box 218, Yorktown Heights, NY 10598, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5049060045"],"corresponding_institution_ids":["https://openalex.org/I83816512"],"apc_list":null,"apc_paid":null,"fwci":0.5256,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64932261,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"24","issue":"1-5","first_page":"737","last_page":"742"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.805889368057251},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7906115055084229},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7899988889694214},{"id":"https://openalex.org/keywords/torus","display_name":"Torus","score":0.7486567497253418},{"id":"https://openalex.org/keywords/grid-network","display_name":"Grid network","score":0.5618056058883667},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5463380217552185},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5380282998085022},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5364136695861816},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.4456786811351776},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4074052572250366},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32457631826400757},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2145490050315857},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16987121105194092},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.059059321880340576}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.805889368057251},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7906115055084229},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7899988889694214},{"id":"https://openalex.org/C9767117","wikidata":"https://www.wikidata.org/wiki/Q12510","display_name":"Torus","level":2,"score":0.7486567497253418},{"id":"https://openalex.org/C24337046","wikidata":"https://www.wikidata.org/wiki/Q4394138","display_name":"Grid network","level":3,"score":0.5618056058883667},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5463380217552185},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5380282998085022},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5364136695861816},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.4456786811351776},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4074052572250366},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32457631826400757},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2145490050315857},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16987121105194092},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.059059321880340576},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(88)90140-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(88)90140-8","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2087010442","https://openalex.org/W2158365276","https://openalex.org/W2159159598","https://openalex.org/W4212906372","https://openalex.org/W6683453123"],"related_works":["https://openalex.org/W2081032080","https://openalex.org/W2143738323","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W2797748222","https://openalex.org/W1571065816","https://openalex.org/W2162777800","https://openalex.org/W2810598808","https://openalex.org/W2000102012","https://openalex.org/W2066405383"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}