{"id":"https://openalex.org/W2042418647","doi":"https://doi.org/10.1016/0165-6074(88)90025-7","title":"The logic design language and verification environment for the VLSI-/370","display_name":"The logic design language and verification environment for the VLSI-/370","publication_year":1988,"publication_date":"1988-08-01","ids":{"openalex":"https://openalex.org/W2042418647","doi":"https://doi.org/10.1016/0165-6074(88)90025-7","mag":"2042418647"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(88)90025-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(88)90025-7","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064770930","display_name":"Wolfgang Roesner","orcid":"https://orcid.org/0009-0004-5483-3371"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Wolfgang Roesner","raw_affiliation_strings":["Development Hardware Design Tools IBM Laboratories, Dept. 3294 Schoenaicherstr. 220 - 7030 Boeblingen, West Germany"],"affiliations":[{"raw_affiliation_string":"Development Hardware Design Tools IBM Laboratories, Dept. 3294 Schoenaicherstr. 220 - 7030 Boeblingen, West Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5064770930"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4512,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.88833124,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"24","issue":"1-5","first_page":"35","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8333805799484253},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7217520475387573},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7177002429962158},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6145720481872559},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6093934178352356},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.522169828414917},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.509971022605896},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4782473146915436},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.46181783080101013},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.456010639667511},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4106791913509369},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4017031788825989},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.25657087564468384},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.21958613395690918},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14939790964126587},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08255061507225037}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8333805799484253},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7217520475387573},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7177002429962158},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6145720481872559},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6093934178352356},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.522169828414917},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.509971022605896},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4782473146915436},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.46181783080101013},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.456010639667511},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4106791913509369},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4017031788825989},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25657087564468384},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.21958613395690918},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14939790964126587},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08255061507225037},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(88)90025-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(88)90025-7","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W142327812","https://openalex.org/W1963744409","https://openalex.org/W1966907555","https://openalex.org/W2016297044","https://openalex.org/W2052320660","https://openalex.org/W2055212053","https://openalex.org/W2069235189","https://openalex.org/W2109103805","https://openalex.org/W6605758541","https://openalex.org/W6663535957","https://openalex.org/W6664145350","https://openalex.org/W6668040860"],"related_works":["https://openalex.org/W2743305891","https://openalex.org/W2171793444","https://openalex.org/W2051886008","https://openalex.org/W2535520145","https://openalex.org/W2151657833","https://openalex.org/W1716153929","https://openalex.org/W2070693700","https://openalex.org/W4247760676","https://openalex.org/W2078506771","https://openalex.org/W3199828306"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}