{"id":"https://openalex.org/W1965053284","doi":"https://doi.org/10.1016/0165-6074(87)90093-7","title":"Automated datapath synthesis: a compilation approach","display_name":"Automated datapath synthesis: a compilation approach","publication_year":1987,"publication_date":"1987-08-01","ids":{"openalex":"https://openalex.org/W1965053284","doi":"https://doi.org/10.1016/0165-6074(87)90093-7","mag":"1965053284"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(87)90093-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(87)90093-7","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087980929","display_name":"Peter Pfahler","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Peter Pfahler","raw_affiliation_strings":["Universit\u00e4t-GH Paderbom, FB. 17 Warburger Stra\u03b2e 100 4790 Paderbom, W. Germany","Univ. GH Paderborn, Paderborn, W. Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Universit\u00e4t-GH Paderbom, FB. 17 Warburger Stra\u03b2e 100 4790 Paderbom, W. Germany","institution_ids":[]},{"raw_affiliation_string":"Univ. GH Paderborn, Paderborn, W. Germany#TAB#","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5087980929"],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":3.214,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.92362345,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"21","issue":"1-5","first_page":"577","last_page":"584"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9150988459587097},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.8252745866775513},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7669206857681274},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6073688864707947},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5943668484687805},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5516902208328247},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.5307488441467285},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.4757421016693115},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4661288261413574},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.46093904972076416},{"id":"https://openalex.org/keywords/program-optimization","display_name":"Program optimization","score":0.4483184814453125},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4187844395637512},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.41776737570762634},{"id":"https://openalex.org/keywords/graph-rewriting","display_name":"Graph rewriting","score":0.4138121008872986},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4039227366447449},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3508986830711365},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.32207003235816956},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3204951584339142},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2760026454925537}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9150988459587097},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.8252745866775513},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7669206857681274},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6073688864707947},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5943668484687805},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5516902208328247},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.5307488441467285},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.4757421016693115},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4661288261413574},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.46093904972076416},{"id":"https://openalex.org/C139571649","wikidata":"https://www.wikidata.org/wiki/Q1156793","display_name":"Program optimization","level":3,"score":0.4483184814453125},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4187844395637512},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.41776737570762634},{"id":"https://openalex.org/C558772884","wikidata":"https://www.wikidata.org/wiki/Q1508564","display_name":"Graph rewriting","level":3,"score":0.4138121008872986},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4039227366447449},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3508986830711365},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.32207003235816956},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3204951584339142},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2760026454925537},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(87)90093-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(87)90093-7","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1574303240","https://openalex.org/W1785089309","https://openalex.org/W1874054088","https://openalex.org/W1980008391","https://openalex.org/W1986207994","https://openalex.org/W2003804316","https://openalex.org/W2027077493","https://openalex.org/W2042312329","https://openalex.org/W2095381673","https://openalex.org/W2136341791","https://openalex.org/W2154949934","https://openalex.org/W2314240464","https://openalex.org/W2528648156","https://openalex.org/W2912218924","https://openalex.org/W4302419487","https://openalex.org/W6646700954","https://openalex.org/W6651666023","https://openalex.org/W6680182709","https://openalex.org/W6683192874","https://openalex.org/W6758542852"],"related_works":["https://openalex.org/W1486267685","https://openalex.org/W1542435702","https://openalex.org/W1941899280","https://openalex.org/W2131391942","https://openalex.org/W1983193863","https://openalex.org/W2889415077","https://openalex.org/W3023336900","https://openalex.org/W2137300667","https://openalex.org/W1917361244","https://openalex.org/W3033597692"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}