{"id":"https://openalex.org/W2088049392","doi":"https://doi.org/10.1016/0165-6074(87)90076-7","title":"Verification and validation of hierarchical CMOS gate array layouts","display_name":"Verification and validation of hierarchical CMOS gate array layouts","publication_year":1987,"publication_date":"1987-08-01","ids":{"openalex":"https://openalex.org/W2088049392","doi":"https://doi.org/10.1016/0165-6074(87)90076-7","mag":"2088049392"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(87)90076-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(87)90076-7","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066446860","display_name":"Michael Payer","orcid":"https://orcid.org/0000-0003-4469-8335"},"institutions":[{"id":"https://openalex.org/I174004417","display_name":"Munich University of Applied Sciences","ror":"https://ror.org/012k1v959","country_code":"DE","type":"education","lineage":["https://openalex.org/I174004417"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Michael Payer","raw_affiliation_strings":["TU M\u00fcnchen, Institut f\u00fcr Informatik Arcisstr. 21, D-8000 M\u00fcnchen 2, F.R.G","Institut f\u00a8r Informatik, W. Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"TU M\u00fcnchen, Institut f\u00fcr Informatik Arcisstr. 21, D-8000 M\u00fcnchen 2, F.R.G","institution_ids":["https://openalex.org/I174004417"]},{"raw_affiliation_string":"Institut f\u00a8r Informatik, W. Germany#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5066446860"],"corresponding_institution_ids":["https://openalex.org/I174004417"],"apc_list":null,"apc_paid":null,"fwci":0.5297,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.69307668,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"21","issue":"1-5","first_page":"445","last_page":"452"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.821420431137085},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8012351989746094},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.6324765682220459},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6072947978973389},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4584410488605499},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36830052733421326},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2792319655418396},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.0893564522266388},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07047286629676819},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.050874948501586914}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.821420431137085},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8012351989746094},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.6324765682220459},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6072947978973389},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4584410488605499},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36830052733421326},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2792319655418396},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.0893564522266388},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07047286629676819},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.050874948501586914}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(87)90076-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(87)90076-7","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1666015432","https://openalex.org/W1822595813","https://openalex.org/W1967575124","https://openalex.org/W2013286010","https://openalex.org/W2101351337","https://openalex.org/W2151612684","https://openalex.org/W2158574829","https://openalex.org/W3140617384","https://openalex.org/W4243598588","https://openalex.org/W4250561620","https://openalex.org/W6653867722","https://openalex.org/W6657224885","https://openalex.org/W6683243655"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W3204197061","https://openalex.org/W4251350712","https://openalex.org/W637098845","https://openalex.org/W2410116073","https://openalex.org/W3044972437","https://openalex.org/W2617868873","https://openalex.org/W2275866607","https://openalex.org/W3198805702","https://openalex.org/W2315696258"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}