{"id":"https://openalex.org/W1997810116","doi":"https://doi.org/10.1016/0165-6074(87)90009-3","title":"Future architecture of high performance workstations","display_name":"Future architecture of high performance workstations","publication_year":1987,"publication_date":"1987-08-01","ids":{"openalex":"https://openalex.org/W1997810116","doi":"https://doi.org/10.1016/0165-6074(87)90009-3","mag":"1997810116"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(87)90009-3","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(87)90009-3","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065151344","display_name":"Georg F\u00e4rber","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"G F\u00e4rber","raw_affiliation_strings":["Lehrstuhl f\u00fcr Proze\u03b2rechner Technische Universit\u00e4t M\u00fcnchen Arcisstra\u03b2e 21 D-8000 M\u00fcnchen 2 FRG","Technische Univ. Mu\u00a8nchen, Mu\u00a8nchen, W. Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Lehrstuhl f\u00fcr Proze\u03b2rechner Technische Universit\u00e4t M\u00fcnchen Arcisstra\u03b2e 21 D-8000 M\u00fcnchen 2 FRG","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Technische Univ. Mu\u00a8nchen, Mu\u00a8nchen, W. Germany#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5065151344"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":1.3774,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.830373,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"21","issue":"1-5","first_page":"7","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/workstation","display_name":"Workstation","score":0.9288167357444763},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8723552823066711},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6050741076469421},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.588986337184906},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5654836297035217},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.48811325430870056},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4803527593612671},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4653383791446686},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4643889367580414},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4367449879646301},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2754044532775879},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.25042933225631714}],"concepts":[{"id":"https://openalex.org/C67953723","wikidata":"https://www.wikidata.org/wiki/Q192525","display_name":"Workstation","level":2,"score":0.9288167357444763},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8723552823066711},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6050741076469421},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.588986337184906},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5654836297035217},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.48811325430870056},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4803527593612671},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4653383791446686},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4643889367580414},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4367449879646301},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2754044532775879},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.25042933225631714},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(87)90009-3","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(87)90009-3","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W589087262","https://openalex.org/W1964836853","https://openalex.org/W2103160576","https://openalex.org/W2166349332","https://openalex.org/W2208293884","https://openalex.org/W2551404370","https://openalex.org/W6675455629"],"related_works":["https://openalex.org/W2132643331","https://openalex.org/W4383066258","https://openalex.org/W1557455719","https://openalex.org/W2377395201","https://openalex.org/W4320058182","https://openalex.org/W4310502103","https://openalex.org/W78498482","https://openalex.org/W2112293166","https://openalex.org/W4385187210","https://openalex.org/W2117409781"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}