{"id":"https://openalex.org/W1963705067","doi":"https://doi.org/10.1016/0165-6074(86)90063-3","title":"Optimizations in high level synthesis","display_name":"Optimizations in high level synthesis","publication_year":1986,"publication_date":"1986-12-01","ids":{"openalex":"https://openalex.org/W1963705067","doi":"https://doi.org/10.1016/0165-6074(86)90063-3","mag":"1963705067"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(86)90063-3","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(86)90063-3","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087076980","display_name":"Wolfgang Rosenstiel","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Wolfgang Rosenstiel","raw_affiliation_strings":["Universitaet Karlsruhe Institut fuer Informatik IV (Prof. D. Schmid) P.O. Box 6980, D-7500 Karlsruhe FRG"],"affiliations":[{"raw_affiliation_string":"Universitaet Karlsruhe Institut fuer Informatik IV (Prof. D. Schmid) P.O. Box 6980, D-7500 Karlsruhe FRG","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5087076980"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0991,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.74754257,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":"1-5","first_page":"347","last_page":"352"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.874172568321228},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7052528262138367},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5271815061569214},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47698765993118286},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4417080581188202},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.44102683663368225},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4018290042877197},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3899432420730591},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36672529578208923},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1041577160358429},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.09123227000236511},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07021325826644897}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.874172568321228},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7052528262138367},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5271815061569214},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47698765993118286},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4417080581188202},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.44102683663368225},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4018290042877197},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3899432420730591},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36672529578208923},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1041577160358429},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.09123227000236511},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07021325826644897},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(86)90063-3","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(86)90063-3","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1484903510","https://openalex.org/W1514711242","https://openalex.org/W1974508055","https://openalex.org/W2057423947","https://openalex.org/W2105761964","https://openalex.org/W2129962996","https://openalex.org/W2136291591","https://openalex.org/W2157211828","https://openalex.org/W2319391015","https://openalex.org/W4230619149","https://openalex.org/W6630637366","https://openalex.org/W6643933966","https://openalex.org/W6664749275","https://openalex.org/W6680002950"],"related_works":["https://openalex.org/W3022794856","https://openalex.org/W2135482679","https://openalex.org/W2035070505","https://openalex.org/W1973862904","https://openalex.org/W181593118","https://openalex.org/W1966826470","https://openalex.org/W2077870657","https://openalex.org/W4313484792","https://openalex.org/W2121053958","https://openalex.org/W4282568311"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}