{"id":"https://openalex.org/W2089106006","doi":"https://doi.org/10.1016/0165-6074(86)90045-1","title":"Cache interleaving in multiprocessor systems","display_name":"Cache interleaving in multiprocessor systems","publication_year":1986,"publication_date":"1986-12-01","ids":{"openalex":"https://openalex.org/W2089106006","doi":"https://doi.org/10.1016/0165-6074(86)90045-1","mag":"2089106006"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(86)90045-1","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(86)90045-1","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110992302","display_name":"Ghulam M. Chaudhry","orcid":null},"institutions":[{"id":"https://openalex.org/I185443292","display_name":"Wayne State University","ror":"https://ror.org/01070mq45","country_code":"US","type":"education","lineage":["https://openalex.org/I185443292"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ghulam M. Chaudhry","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Wayne State University, Detroit, Michigan 48202, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Wayne State University, Detroit, Michigan 48202, USA","institution_ids":["https://openalex.org/I185443292"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109142441","display_name":"Jatinder S. Bedi","orcid":null},"institutions":[{"id":"https://openalex.org/I185443292","display_name":"Wayne State University","ror":"https://ror.org/01070mq45","country_code":"US","type":"education","lineage":["https://openalex.org/I185443292"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jatinder S. Bedi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Wayne State University, Detroit, Michigan 48202, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Wayne State University, Detroit, Michigan 48202, USA","institution_ids":["https://openalex.org/I185443292"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4724,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.72289157,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":"1-5","first_page":"205","last_page":"212"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.944988489151001},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.7145702838897705},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6855760216712952},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6075549125671387},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5865642428398132},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.41918280720710754},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.39361149072647095},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3916301727294922},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.38097620010375977},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.35093432664871216},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3405817747116089}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.944988489151001},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.7145702838897705},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6855760216712952},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6075549125671387},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5865642428398132},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.41918280720710754},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.39361149072647095},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3916301727294922},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.38097620010375977},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.35093432664871216},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3405817747116089}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(86)90045-1","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(86)90045-1","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W239283595","https://openalex.org/W1519799473","https://openalex.org/W1520460310","https://openalex.org/W1573405905","https://openalex.org/W1769402780","https://openalex.org/W1858930491","https://openalex.org/W1970717540","https://openalex.org/W2005607093","https://openalex.org/W2010259083","https://openalex.org/W2016025047","https://openalex.org/W2079329648","https://openalex.org/W2131520257","https://openalex.org/W2294693415","https://openalex.org/W6634273291"],"related_works":["https://openalex.org/W2012518269","https://openalex.org/W2086718556","https://openalex.org/W2404820046","https://openalex.org/W2167303720","https://openalex.org/W2061075966","https://openalex.org/W2146079099","https://openalex.org/W2066160958","https://openalex.org/W1965891727","https://openalex.org/W218254741","https://openalex.org/W2109715593"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}