{"id":"https://openalex.org/W1996886048","doi":"https://doi.org/10.1016/0165-6074(86)90044-x","title":"VLSI-based monitoring of the inter-process-communication in multi-microcomputer systems with shared memory","display_name":"VLSI-based monitoring of the inter-process-communication in multi-microcomputer systems with shared memory","publication_year":1986,"publication_date":"1986-12-01","ids":{"openalex":"https://openalex.org/W1996886048","doi":"https://doi.org/10.1016/0165-6074(86)90044-x","mag":"1996886048"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(86)90044-x","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(86)90044-x","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109855083","display_name":"Rainer Klar","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rainer Klar","raw_affiliation_strings":["Universit\u00e4t Erlangen-N\u00fcrnberg IMMD 7 Martensstr. 3 D-8520 Erlangen Federal Republic of Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e4t Erlangen-N\u00fcrnberg IMMD 7 Martensstr. 3 D-8520 Erlangen Federal Republic of Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016959620","display_name":"Norbert Luttenberger","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Norbert Luttenberger","raw_affiliation_strings":["Universit\u00e4t Erlangen-N\u00fcrnberg IMMD 7 Martensstr. 3 D-8520 Erlangen Federal Republic of Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e4t Erlangen-N\u00fcrnberg IMMD 7 Martensstr. 3 D-8520 Erlangen Federal Republic of Germany","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4173,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.82922996,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"18","issue":"1-5","first_page":"195","last_page":"204"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9065729379653931},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5711264610290527},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5601431727409363},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5077558755874634},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.45826512575149536},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4426332116127014},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43158698081970215},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.43081045150756836},{"id":"https://openalex.org/keywords/microcomputer","display_name":"Microcomputer","score":0.42795929312705994},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.42018038034439087},{"id":"https://openalex.org/keywords/message-passing","display_name":"Message passing","score":0.4123552143573761},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3956022262573242},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3613121509552002},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.25991517305374146},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22819477319717407},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.16947901248931885},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09217607975006104}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9065729379653931},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5711264610290527},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5601431727409363},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5077558755874634},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.45826512575149536},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4426332116127014},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43158698081970215},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.43081045150756836},{"id":"https://openalex.org/C132090242","wikidata":"https://www.wikidata.org/wiki/Q32738","display_name":"Microcomputer","level":3,"score":0.42795929312705994},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.42018038034439087},{"id":"https://openalex.org/C854659","wikidata":"https://www.wikidata.org/wiki/Q1859284","display_name":"Message passing","level":2,"score":0.4123552143573761},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3956022262573242},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3613121509552002},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.25991517305374146},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22819477319717407},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.16947901248931885},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09217607975006104}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(86)90044-x","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(86)90044-x","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W126619737","https://openalex.org/W2018201127","https://openalex.org/W2018462768","https://openalex.org/W2031491316","https://openalex.org/W2105435765","https://openalex.org/W2168189495","https://openalex.org/W6655071882"],"related_works":["https://openalex.org/W4243844743","https://openalex.org/W3208184694","https://openalex.org/W2498758832","https://openalex.org/W4233541614","https://openalex.org/W1578042825","https://openalex.org/W3163622116","https://openalex.org/W2146401083","https://openalex.org/W1998761481","https://openalex.org/W4287181807","https://openalex.org/W2366325093"],"abstract_inverted_index":null,"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}