{"id":"https://openalex.org/W2092714701","doi":"https://doi.org/10.1016/0165-6074(84)90039-5","title":"Designing Multibus priority resolver by means of a field programmable logic sequencer","display_name":"Designing Multibus priority resolver by means of a field programmable logic sequencer","publication_year":1984,"publication_date":"1984-05-01","ids":{"openalex":"https://openalex.org/W2092714701","doi":"https://doi.org/10.1016/0165-6074(84)90039-5","mag":"2092714701"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(84)90039-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(84)90039-5","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106945516","display_name":"Cristian Constantinescu","orcid":null},"institutions":[{"id":"https://openalex.org/I141595442","display_name":"University of Bucharest","ror":"https://ror.org/02x2v6p15","country_code":"RO","type":"education","lineage":["https://openalex.org/I141595442"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"Cristian Constantinescu","raw_affiliation_strings":["Polytechnic Institute of Bucharest, Department of Control and Computers, Spl. Independentei 313, Bucuresti 77206, Romania","Polytechnic Institute of Bucharest, Bucharest, Romania#TAB#"],"affiliations":[{"raw_affiliation_string":"Polytechnic Institute of Bucharest, Department of Control and Computers, Spl. Independentei 313, Bucuresti 77206, Romania","institution_ids":["https://openalex.org/I141595442"]},{"raw_affiliation_string":"Polytechnic Institute of Bucharest, Bucharest, Romania#TAB#","institution_ids":["https://openalex.org/I141595442"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5106945516"],"corresponding_institution_ids":["https://openalex.org/I141595442"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.2328496,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"13","issue":"5","first_page":"325","last_page":"330"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resolver","display_name":"Resolver","score":0.9141339659690857},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.856242299079895},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.519085168838501},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3516180217266083},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14263904094696045}],"concepts":[{"id":"https://openalex.org/C80156102","wikidata":"https://www.wikidata.org/wiki/Q788036","display_name":"Resolver","level":3,"score":0.9141339659690857},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.856242299079895},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.519085168838501},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3516180217266083},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14263904094696045},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(84)90039-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(84)90039-5","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W179667241","https://openalex.org/W2024289786","https://openalex.org/W2158135012","https://openalex.org/W2295286551","https://openalex.org/W3048820964","https://openalex.org/W4285719527","https://openalex.org/W6607266495"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W1526923327","https://openalex.org/W2121484818","https://openalex.org/W2142531896","https://openalex.org/W2804343227","https://openalex.org/W2158159993","https://openalex.org/W2369328568","https://openalex.org/W2377847262","https://openalex.org/W4210337026","https://openalex.org/W2386864800"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}