{"id":"https://openalex.org/W2047661405","doi":"https://doi.org/10.1016/0165-6074(84)90004-8","title":"An algorithm for asynchronous NMOS/CMOS network analysis in a CAD tool for physical fault simulation","display_name":"An algorithm for asynchronous NMOS/CMOS network analysis in a CAD tool for physical fault simulation","publication_year":1984,"publication_date":"1984-10-01","ids":{"openalex":"https://openalex.org/W2047661405","doi":"https://doi.org/10.1016/0165-6074(84)90004-8","mag":"2047661405"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(84)90004-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(84)90004-8","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071388584","display_name":"M. Melgara","orcid":null},"institutions":[{"id":"https://openalex.org/I1298633626","display_name":"Telecom Italia Lab","ror":"https://ror.org/01rt74q71","country_code":"IT","type":"facility","lineage":["https://openalex.org/I1298633626","https://openalex.org/I137543953"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M Melgara","raw_affiliation_strings":["CSELT - Via Reiss Romoli 274, 10148 Torino - Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSELT - Via Reiss Romoli 274, 10148 Torino - Italy","institution_ids":["https://openalex.org/I1298633626"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073262759","display_name":"Maurizio Paolini","orcid":"https://orcid.org/0000-0001-9703-5813"},"institutions":[{"id":"https://openalex.org/I1298633626","display_name":"Telecom Italia Lab","ror":"https://ror.org/01rt74q71","country_code":"IT","type":"facility","lineage":["https://openalex.org/I1298633626","https://openalex.org/I137543953"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M Paolini","raw_affiliation_strings":["CSELT - Via Reiss Romoli 274, 10148 Torino - Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSELT - Via Reiss Romoli 274, 10148 Torino - Italy","institution_ids":["https://openalex.org/I1298633626"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027666807","display_name":"Roberto Roncella","orcid":"https://orcid.org/0000-0003-4087-9761"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R Roncella","raw_affiliation_strings":["Student in EE at Universit\u00e0 di Pisa developing his thesis in CSELT, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Student in EE at Universit\u00e0 di Pisa developing his thesis in CSELT, Italy","institution_ids":["https://openalex.org/I108290504"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2521,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.8175853,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":"3-4","first_page":"117","last_page":"123"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.875511884689331},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7575098276138306},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.698742151260376},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6482069492340088},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5615421533584595},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.558681845664978},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.45686835050582886},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.372330904006958},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1705508530139923},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14381468296051025},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.11033198237419128},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10287371277809143},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.09414702653884888}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.875511884689331},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7575098276138306},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.698742151260376},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6482069492340088},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5615421533584595},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.558681845664978},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45686835050582886},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.372330904006958},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1705508530139923},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14381468296051025},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.11033198237419128},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10287371277809143},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.09414702653884888},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1016/0165-6074(84)90004-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(84)90004-8","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},{"id":"pmh:oai:arpi.unipi.it:11568/6167","is_oa":false,"landing_page_url":"http://hdl.handle.net/11568/6167","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1595621756","https://openalex.org/W1976487722","https://openalex.org/W2016061569","https://openalex.org/W2025641101","https://openalex.org/W2038987739","https://openalex.org/W2051163637","https://openalex.org/W2060953022","https://openalex.org/W2083967489","https://openalex.org/W2736923891","https://openalex.org/W3095171134","https://openalex.org/W6635564913","https://openalex.org/W6665970142","https://openalex.org/W6741400382"],"related_works":["https://openalex.org/W2217098757","https://openalex.org/W2796085262","https://openalex.org/W2730314563","https://openalex.org/W2072859060","https://openalex.org/W2120538654","https://openalex.org/W1632369502","https://openalex.org/W2058541779","https://openalex.org/W1980639873","https://openalex.org/W2166652993","https://openalex.org/W2288945810"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}