{"id":"https://openalex.org/W2037216888","doi":"https://doi.org/10.1016/0165-6074(82)90096-5","title":"Efficiency and performance comparison of different design methodologies for control parts of microprocessors","display_name":"Efficiency and performance comparison of different design methodologies for control parts of microprocessors","publication_year":1982,"publication_date":"1982-09-01","ids":{"openalex":"https://openalex.org/W2037216888","doi":"https://doi.org/10.1016/0165-6074(82)90096-5","mag":"2037216888"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(82)90096-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(82)90096-5","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037619553","display_name":"Monika Obrebska","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136308","display_name":"Translational Innovation in Medicine and Complexity","ror":"https://ror.org/03985kf35","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210095849","https://openalex.org/I4210104684","https://openalex.org/I4210136308","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Monika Obrebska","raw_affiliation_strings":["Computer Architecture Group, IMAG, BP 53x, 38041 Grenoble c\u00e9dex, France"],"affiliations":[{"raw_affiliation_string":"Computer Architecture Group, IMAG, BP 53x, 38041 Grenoble c\u00e9dex, France","institution_ids":["https://openalex.org/I4210136308"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5037619553"],"corresponding_institution_ids":["https://openalex.org/I4210136308"],"apc_list":null,"apc_paid":null,"fwci":1.0906,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.77139897,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":"2-3","first_page":"163","last_page":"178"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8338522911071777},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7086695432662964},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5682520270347595},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.5339623093605042},{"id":"https://openalex.org/keywords/design-cycle","display_name":"Design cycle","score":0.49694040417671204},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.49691537022590637},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.49621230363845825},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4563778340816498},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4292459487915039},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4051039516925812},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39927375316619873},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35993123054504395},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32560014724731445},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18787789344787598},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15279310941696167},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.14764544367790222},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08383694291114807},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07276713848114014}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8338522911071777},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7086695432662964},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5682520270347595},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.5339623093605042},{"id":"https://openalex.org/C2982740150","wikidata":"https://www.wikidata.org/wiki/Q5249230","display_name":"Design cycle","level":2,"score":0.49694040417671204},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.49691537022590637},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.49621230363845825},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4563778340816498},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4292459487915039},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4051039516925812},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39927375316619873},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35993123054504395},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32560014724731445},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18787789344787598},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15279310941696167},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.14764544367790222},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08383694291114807},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07276713848114014},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(82)90096-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(82)90096-5","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2282924851","https://openalex.org/W6861540838"],"related_works":["https://openalex.org/W2157190039","https://openalex.org/W1963851171","https://openalex.org/W2059398121","https://openalex.org/W2105463171","https://openalex.org/W2358556950","https://openalex.org/W2389973328","https://openalex.org/W2965949386","https://openalex.org/W2169640622","https://openalex.org/W2109207559","https://openalex.org/W2126983197"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}