{"id":"https://openalex.org/W1971166875","doi":"https://doi.org/10.1016/0165-6074(82)90067-9","title":"New processor interconnection strategies for a large multi-processor system","display_name":"New processor interconnection strategies for a large multi-processor system","publication_year":1982,"publication_date":"1982-12-01","ids":{"openalex":"https://openalex.org/W1971166875","doi":"https://doi.org/10.1016/0165-6074(82)90067-9","mag":"1971166875"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(82)90067-9","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(82)90067-9","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017710923","display_name":"Shinji Umeyama","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shinji Umeyama","raw_affiliation_strings":["Electrotechnical Lab., MITI 1-1-4, Umezono, Sakura-Mura, Niihari-Gun, Ibaraki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrotechnical Lab., MITI 1-1-4, Umezono, Sakura-Mura, Niihari-Gun, Ibaraki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111536014","display_name":"Yoshikuni Okada","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yoshikuni Okada","raw_affiliation_strings":["Electrotechnical Lab., MITI 1-1-4, Umezono, Sakura-Mura, Niihari-Gun, Ibaraki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrotechnical Lab., MITI 1-1-4, Umezono, Sakura-Mura, Niihari-Gun, Ibaraki, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091839093","display_name":"Koichiro Tamura","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Koichiro Tamura","raw_affiliation_strings":["Electrotechnical Lab., MITI 1-1-4, Umezono, Sakura-Mura, Niihari-Gun, Ibaraki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrotechnical Lab., MITI 1-1-4, Umezono, Sakura-Mura, Niihari-Gun, Ibaraki, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6117,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.71262492,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":"5","first_page":"325","last_page":"332"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8910171985626221},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8471354246139526},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.8425394296646118},{"id":"https://openalex.org/keywords/cube","display_name":"Cube (algebra)","score":0.6982189416885376},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5840672850608826},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4438770115375519},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.4274595081806183},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.40436846017837524},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33635446429252625},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.20827531814575195}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8910171985626221},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8471354246139526},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.8425394296646118},{"id":"https://openalex.org/C53051483","wikidata":"https://www.wikidata.org/wiki/Q861555","display_name":"Cube (algebra)","level":2,"score":0.6982189416885376},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5840672850608826},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4438770115375519},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.4274595081806183},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.40436846017837524},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33635446429252625},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.20827531814575195},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(82)90067-9","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(82)90067-9","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320325263","display_name":"Environment and Climate Change Canada","ror":"https://ror.org/026ny0e17"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1974558557","https://openalex.org/W2021838712","https://openalex.org/W2022620199","https://openalex.org/W2073491596","https://openalex.org/W2081942300","https://openalex.org/W2119733312","https://openalex.org/W2164309468","https://openalex.org/W6663231884"],"related_works":["https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W4283690284","https://openalex.org/W3180808905","https://openalex.org/W2405444689","https://openalex.org/W1974983535","https://openalex.org/W2082537408","https://openalex.org/W2122593349","https://openalex.org/W2117274229","https://openalex.org/W3136156262"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-06-22T06:23:43.705686","created_date":"2025-10-10T00:00:00"}