{"id":"https://openalex.org/W2077249033","doi":"https://doi.org/10.1016/0141-9331(96)01080-0","title":"The design of a non-blocking load processor architecture","display_name":"The design of a non-blocking load processor architecture","publication_year":1996,"publication_date":"1996-04-01","ids":{"openalex":"https://openalex.org/W2077249033","doi":"https://doi.org/10.1016/0141-9331(96)01080-0","mag":"2077249033"},"language":"en","primary_location":{"id":"doi:10.1016/0141-9331(96)01080-0","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(96)01080-0","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103284108","display_name":"Per Stenstr\u00f6m","orcid":"https://orcid.org/0000-0002-4280-3843"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Per Stenstr\u00f6m","raw_affiliation_strings":["Department of Computer Engineering, Chalmers University of Technology, S-412-96 G\u00f6teborg, Sweden","Department of Computer Engineering, Chalmers University of Technology, S-412 96 G\u00f6teborg, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Chalmers University of Technology, S-412-96 G\u00f6teborg, Sweden","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"Department of Computer Engineering, Chalmers University of Technology, S-412 96 G\u00f6teborg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068010246","display_name":"Magnus Balldin","orcid":null},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Magnus Balldin","raw_affiliation_strings":["Deparmment of Computer Engineering, Lund University, P.O. Box 118, S-221 00 Lund, Sweden"],"affiliations":[{"raw_affiliation_string":"Deparmment of Computer Engineering, Lund University, P.O. Box 118, S-221 00 Lund, Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039821498","display_name":"Jonas Skeppstedt","orcid":"https://orcid.org/0009-0001-4549-6260"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Jonas Skeppstedt","raw_affiliation_strings":["Department of Computer Engineering, Chalmers University of Technology, S-412-96 G\u00f6teborg, Sweden","Department of Computer Engineering, Chalmers University of Technology, S-412 96 G\u00f6teborg, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Chalmers University of Technology, S-412-96 G\u00f6teborg, Sweden","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"Department of Computer Engineering, Chalmers University of Technology, S-412 96 G\u00f6teborg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103284108"],"corresponding_institution_ids":["https://openalex.org/I66862912"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16829076,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":"2","first_page":"111","last_page":"123"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.909660816192627},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9057055711746216},{"id":"https://openalex.org/keywords/blocking","display_name":"Blocking (statistics)","score":0.8646742105484009},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6929712295532227},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5917268991470337},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5636087656021118},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5622900724411011},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.45956355333328247},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4496321678161621},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4225488603115082},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36400318145751953},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3613244891166687},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14480000734329224},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12664005160331726}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.909660816192627},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9057055711746216},{"id":"https://openalex.org/C144745244","wikidata":"https://www.wikidata.org/wiki/Q4927286","display_name":"Blocking (statistics)","level":2,"score":0.8646742105484009},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6929712295532227},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5917268991470337},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5636087656021118},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5622900724411011},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.45956355333328247},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4496321678161621},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4225488603115082},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36400318145751953},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3613244891166687},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14480000734329224},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12664005160331726},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0141-9331(96)01080-0","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(96)01080-0","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321523","display_name":"Chalmers Tekniska H\u00f6gskola","ror":"https://ror.org/040wg7k59"},{"id":"https://openalex.org/F4320321806","display_name":"Lunds Universitet","ror":"https://ror.org/012a77v79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W155226305","https://openalex.org/W1555915743","https://openalex.org/W2043967438","https://openalex.org/W2125424217","https://openalex.org/W2143431839","https://openalex.org/W2154346069","https://openalex.org/W2163820265","https://openalex.org/W2169928889","https://openalex.org/W2725179571","https://openalex.org/W6678611529","https://openalex.org/W6681323446","https://openalex.org/W6682810136","https://openalex.org/W6683865707","https://openalex.org/W6685023770"],"related_works":["https://openalex.org/W2109699519","https://openalex.org/W2006568360","https://openalex.org/W102726818","https://openalex.org/W4233616027","https://openalex.org/W2059591361","https://openalex.org/W970262775","https://openalex.org/W4244724753","https://openalex.org/W2535673728","https://openalex.org/W1972081536","https://openalex.org/W2441918056"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}