{"id":"https://openalex.org/W2049023682","doi":"https://doi.org/10.1016/0141-9331(95)01077-7","title":"A deadlock prevention strategy for adaptive routing systems","display_name":"A deadlock prevention strategy for adaptive routing systems","publication_year":1996,"publication_date":"1996-04-01","ids":{"openalex":"https://openalex.org/W2049023682","doi":"https://doi.org/10.1016/0141-9331(95)01077-7","mag":"2049023682"},"language":"en","primary_location":{"id":"doi:10.1016/0141-9331(95)01077-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(95)01077-7","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020963845","display_name":"Antonio Corradi","orcid":"https://orcid.org/0000-0002-5107-1023"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Antonio Corradi","raw_affiliation_strings":["Dipartimento di Elettronica Informatica e Sistemistica, Universit\u00e0 di Bologna, Viale Risorgimento 2, 40136 Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica Informatica e Sistemistica, Universit\u00e0 di Bologna, Viale Risorgimento 2, 40136 Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088317910","display_name":"Cesare Stefanelli","orcid":"https://orcid.org/0000-0003-4617-1836"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cesare Stefanelli","raw_affiliation_strings":["Dipartimento di Elettronica Informatica e Sistemistica, Universit\u00e0 di Bologna, Viale Risorgimento 2, 40136 Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica Informatica e Sistemistica, Universit\u00e0 di Bologna, Viale Risorgimento 2, 40136 Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5020963845"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.20463624,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":"2","first_page":"97","last_page":"103"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9311144351959229},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.6915616393089294},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5272269248962402},{"id":"https://openalex.org/keywords/deadlock-prevention-algorithms","display_name":"Deadlock prevention algorithms","score":0.5126758813858032},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.461558073759079},{"id":"https://openalex.org/keywords/adaptive-routing","display_name":"Adaptive routing","score":0.4246375262737274},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.40195509791374207},{"id":"https://openalex.org/keywords/dynamic-source-routing","display_name":"Dynamic Source Routing","score":0.24852260947227478},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.238054096698761}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9311144351959229},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.6915616393089294},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5272269248962402},{"id":"https://openalex.org/C113429609","wikidata":"https://www.wikidata.org/wiki/Q4060699","display_name":"Deadlock prevention algorithms","level":3,"score":0.5126758813858032},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.461558073759079},{"id":"https://openalex.org/C24856439","wikidata":"https://www.wikidata.org/wiki/Q352483","display_name":"Adaptive routing","level":5,"score":0.4246375262737274},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.40195509791374207},{"id":"https://openalex.org/C9659607","wikidata":"https://www.wikidata.org/wiki/Q1268903","display_name":"Dynamic Source Routing","level":4,"score":0.24852260947227478},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.238054096698761}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1016/0141-9331(95)01077-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(95)01077-7","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},{"id":"pmh:oai:iris.unife.it:11392/1402083","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/1402083","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1952143712","https://openalex.org/W1996874730","https://openalex.org/W2084451913","https://openalex.org/W2089530477","https://openalex.org/W2118760016","https://openalex.org/W2121523570","https://openalex.org/W2126959636","https://openalex.org/W2134059996","https://openalex.org/W2134423112","https://openalex.org/W2142870858","https://openalex.org/W2154323564","https://openalex.org/W2164687688","https://openalex.org/W6632332755","https://openalex.org/W6640582510","https://openalex.org/W6678655453","https://openalex.org/W6679658319","https://openalex.org/W6679808310"],"related_works":["https://openalex.org/W2050076411","https://openalex.org/W4226119751","https://openalex.org/W1542183432","https://openalex.org/W2360686363","https://openalex.org/W2001478969","https://openalex.org/W1900787600","https://openalex.org/W2136552483","https://openalex.org/W3175828148","https://openalex.org/W1506291714","https://openalex.org/W2363501516"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
