{"id":"https://openalex.org/W2013799307","doi":"https://doi.org/10.1016/0141-9331(95)01076-9","title":"Reconfigurable processor architectures","display_name":"Reconfigurable processor architectures","publication_year":1996,"publication_date":"1996-05-01","ids":{"openalex":"https://openalex.org/W2013799307","doi":"https://doi.org/10.1016/0141-9331(95)01076-9","mag":"2013799307"},"language":"en","primary_location":{"id":"doi:10.1016/0141-9331(95)01076-9","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(95)01076-9","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010806343","display_name":"Ian Page","orcid":null},"institutions":[{"id":"https://openalex.org/I40120149","display_name":"University of Oxford","ror":"https://ror.org/052gg0110","country_code":"GB","type":"education","lineage":["https://openalex.org/I40120149"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Ian Page","raw_affiliation_strings":["Oxford University Computing Laboratory, parks Road, Oxford OX1 3QD, UK","Oxford University Computing Laboratory,  Parks Road Oxford, OX1 3QD, UK"],"affiliations":[{"raw_affiliation_string":"Oxford University Computing Laboratory, parks Road, Oxford OX1 3QD, UK","institution_ids":["https://openalex.org/I40120149"]},{"raw_affiliation_string":"Oxford University Computing Laboratory,  Parks Road Oxford, OX1 3QD, UK","institution_ids":["https://openalex.org/I40120149"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5010806343"],"corresponding_institution_ids":["https://openalex.org/I40120149"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":1.5685,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.85043915,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"20","issue":"3","first_page":"185","last_page":"196"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9603999853134155,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9603999853134155,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.926062822341919},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5918805599212646},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4781794846057892},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42765581607818604},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33313870429992676}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.926062822341919},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5918805599212646},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4781794846057892},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42765581607818604},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33313870429992676}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1016/0141-9331(95)01076-9","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(95)01076-9","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.52.7994","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.52.7994","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ftp://ftp.comlab.ox.ac.uk/pub/Documents/techpapers/Ian.Page/proc_arch.ps.gz","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W101337918","https://openalex.org/W598394737","https://openalex.org/W1494289517","https://openalex.org/W1536280291","https://openalex.org/W1539809939","https://openalex.org/W1595537116","https://openalex.org/W1608572506","https://openalex.org/W2016589125","https://openalex.org/W2028922196","https://openalex.org/W2107526733","https://openalex.org/W2144127604","https://openalex.org/W2492361028","https://openalex.org/W3144368627","https://openalex.org/W4210886820","https://openalex.org/W6601977833","https://openalex.org/W6604118845","https://openalex.org/W6632433482","https://openalex.org/W6654151371","https://openalex.org/W6676362226","https://openalex.org/W6681259900"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2350741829","https://openalex.org/W2530322880"],"abstract_inverted_index":null,"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}