{"id":"https://openalex.org/W2005958374","doi":"https://doi.org/10.1016/0141-9331(94)90082-5","title":"RSM \u2014 a restricted shared memory architecture for high speed interprocessor communication","display_name":"RSM \u2014 a restricted shared memory architecture for high speed interprocessor communication","publication_year":1994,"publication_date":"1994-05-01","ids":{"openalex":"https://openalex.org/W2005958374","doi":"https://doi.org/10.1016/0141-9331(94)90082-5","mag":"2005958374"},"language":"en","primary_location":{"id":"doi:10.1016/0141-9331(94)90082-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(94)90082-5","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030236479","display_name":"Gul N. Khan","orcid":"https://orcid.org/0000-0003-3169-5952"},"institutions":[{"id":"https://openalex.org/I82951845","display_name":"RMIT University","ror":"https://ror.org/04ttjf776","country_code":"AU","type":"education","lineage":["https://openalex.org/I82951845"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"Gul N Khan","raw_affiliation_strings":["Computer Systems Engineering, RMIT, GPO Box 2476V, Melbourne, Victoria 3001, Australia"],"affiliations":[{"raw_affiliation_string":"Computer Systems Engineering, RMIT, GPO Box 2476V, Melbourne, Victoria 3001, Australia","institution_ids":["https://openalex.org/I82951845"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Khalid Mahmud","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Khalid Mahmud","raw_affiliation_strings":["Institute of Industrial Automation, GPO Box 2443, Islamabad 44000, Pakistan"],"affiliations":[{"raw_affiliation_string":"Institute of Industrial Automation, GPO Box 2443, Islamabad 44000, Pakistan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006876413","display_name":"M Salman Igbal","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M Salman Igbal","raw_affiliation_strings":["Institute of Industrial Automation, GPO Box 2443, Islamabad 44000, Pakistan"],"affiliations":[{"raw_affiliation_string":"Institute of Industrial Automation, GPO Box 2443, Islamabad 44000, Pakistan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033433861","display_name":"Haroon Rashid","orcid":"https://orcid.org/0000-0002-2738-1179"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Haroon U Rashid","raw_affiliation_strings":["Institute of Industrial Automation, GPO Box 2443, Islamabad 44000, Pakistan"],"affiliations":[{"raw_affiliation_string":"Institute of Industrial Automation, GPO Box 2443, Islamabad 44000, Pakistan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5030236479"],"corresponding_institution_ids":["https://openalex.org/I82951845"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.17574963,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":"4","first_page":"193","last_page":"203"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.913304328918457},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5303272604942322},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.5151878595352173},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.5064338445663452},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5040827989578247},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4714207053184509},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4480394721031189},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.4470243752002716},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.42834246158599854},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.42693281173706055},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4156899154186249},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35645169019699097},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.34204745292663574},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34172922372817993},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3008868098258972},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.23504167795181274},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.19055849313735962}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.913304328918457},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5303272604942322},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.5151878595352173},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.5064338445663452},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5040827989578247},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4714207053184509},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4480394721031189},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.4470243752002716},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.42834246158599854},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.42693281173706055},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4156899154186249},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35645169019699097},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.34204745292663574},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34172922372817993},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3008868098258972},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.23504167795181274},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.19055849313735962},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0141-9331(94)90082-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(94)90082-5","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1555673550","https://openalex.org/W1927092595","https://openalex.org/W2054772144","https://openalex.org/W2062678331","https://openalex.org/W2110425399","https://openalex.org/W2111655906","https://openalex.org/W2120543825","https://openalex.org/W2122100378","https://openalex.org/W2127547524","https://openalex.org/W2146246244","https://openalex.org/W2168093376","https://openalex.org/W4211008702","https://openalex.org/W6684826585"],"related_works":["https://openalex.org/W2026512611","https://openalex.org/W4245497162","https://openalex.org/W1985165680","https://openalex.org/W2353146130","https://openalex.org/W2339366892","https://openalex.org/W254684032","https://openalex.org/W2160556182","https://openalex.org/W120214571","https://openalex.org/W55822027","https://openalex.org/W4291801887"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}