{"id":"https://openalex.org/W2079263399","doi":"https://doi.org/10.1016/0141-9331(94)90067-1","title":"Finding small feedback vertex sets for VLSI circuits","display_name":"Finding small feedback vertex sets for VLSI circuits","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W2079263399","doi":"https://doi.org/10.1016/0141-9331(94)90067-1","mag":"2079263399"},"language":"en","primary_location":{"id":"doi:10.1016/0141-9331(94)90067-1","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(94)90067-1","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074055414","display_name":"Anand V. Hudli","orcid":null},"institutions":[{"id":"https://openalex.org/I55769427","display_name":"Indiana University \u2013 Purdue University Indianapolis","ror":"https://ror.org/05gxnyn08","country_code":"US","type":"education","lineage":["https://openalex.org/I55769427","https://openalex.org/I592451"]},{"id":"https://openalex.org/I135191193","display_name":"University of Indianapolis","ror":"https://ror.org/052133d12","country_code":"US","type":"education","lineage":["https://openalex.org/I135191193"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Anand V. Hudli","raw_affiliation_strings":["Department of Computer and Information Science, Purdue School of Science, Indiana University-Purdue University at Indianapolis, 723 W Michigan Street, Indianapolis, IN 46202, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Information Science, Purdue School of Science, Indiana University-Purdue University at Indianapolis, 723 W Michigan Street, Indianapolis, IN 46202, USA","institution_ids":["https://openalex.org/I135191193","https://openalex.org/I55769427"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000107443","display_name":"Raghu V. Hudli","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Raghu V. Hudli","raw_affiliation_strings":["IBM Corporation, 11400 Burnet Road, Austin, TX, 78758, USA","IBM Corporation 11400 Burnet Road Austin, TX 78758, USA"],"affiliations":[{"raw_affiliation_string":"IBM Corporation, 11400 Burnet Road, Austin, TX, 78758, USA","institution_ids":[]},{"raw_affiliation_string":"IBM Corporation 11400 Burnet Road Austin, TX 78758, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5074055414"],"corresponding_institution_ids":["https://openalex.org/I135191193","https://openalex.org/I55769427"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.19245183,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"18","issue":"7","first_page":"393","last_page":"400"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/feedback-vertex-set","display_name":"Feedback vertex set","score":0.8808308839797974},{"id":"https://openalex.org/keywords/vertex-cover","display_name":"Vertex cover","score":0.8799164891242981},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7174155712127686},{"id":"https://openalex.org/keywords/edge-cover","display_name":"Edge cover","score":0.6834999322891235},{"id":"https://openalex.org/keywords/vertex","display_name":"Vertex (graph theory)","score":0.6516900062561035},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6513715386390686},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.5535948276519775},{"id":"https://openalex.org/keywords/time-complexity","display_name":"Time complexity","score":0.5002260208129883},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4532639682292938},{"id":"https://openalex.org/keywords/maximal-independent-set","display_name":"Maximal independent set","score":0.4473867416381836},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4340437948703766},{"id":"https://openalex.org/keywords/feedback-arc-set","display_name":"Feedback arc set","score":0.4219942092895508},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.41757622361183167},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.3949855864048004},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32570528984069824},{"id":"https://openalex.org/keywords/pathwidth","display_name":"Pathwidth","score":0.20254731178283691},{"id":"https://openalex.org/keywords/line-graph","display_name":"Line graph","score":0.10467782616615295}],"concepts":[{"id":"https://openalex.org/C28723256","wikidata":"https://www.wikidata.org/wiki/Q1400918","display_name":"Feedback vertex set","level":4,"score":0.8808308839797974},{"id":"https://openalex.org/C40687702","wikidata":"https://www.wikidata.org/wiki/Q11515519","display_name":"Vertex cover","level":3,"score":0.8799164891242981},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7174155712127686},{"id":"https://openalex.org/C17762858","wikidata":"https://www.wikidata.org/wiki/Q594001","display_name":"Edge cover","level":3,"score":0.6834999322891235},{"id":"https://openalex.org/C80899671","wikidata":"https://www.wikidata.org/wiki/Q1304193","display_name":"Vertex (graph theory)","level":3,"score":0.6516900062561035},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6513715386390686},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.5535948276519775},{"id":"https://openalex.org/C311688","wikidata":"https://www.wikidata.org/wiki/Q2393193","display_name":"Time complexity","level":2,"score":0.5002260208129883},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4532639682292938},{"id":"https://openalex.org/C18359143","wikidata":"https://www.wikidata.org/wiki/Q7888149","display_name":"Maximal independent set","level":5,"score":0.4473867416381836},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4340437948703766},{"id":"https://openalex.org/C157951044","wikidata":"https://www.wikidata.org/wiki/Q1400910","display_name":"Feedback arc set","level":5,"score":0.4219942092895508},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.41757622361183167},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.3949855864048004},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32570528984069824},{"id":"https://openalex.org/C43517604","wikidata":"https://www.wikidata.org/wiki/Q7144893","display_name":"Pathwidth","level":4,"score":0.20254731178283691},{"id":"https://openalex.org/C203776342","wikidata":"https://www.wikidata.org/wiki/Q1378376","display_name":"Line graph","level":3,"score":0.10467782616615295},{"id":"https://openalex.org/C22149727","wikidata":"https://www.wikidata.org/wiki/Q7940747","display_name":"Voltage graph","level":4,"score":0.0},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0141-9331(94)90067-1","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(94)90067-1","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1491178396","https://openalex.org/W1574303240","https://openalex.org/W1854990080","https://openalex.org/W1984425270","https://openalex.org/W2011039300","https://openalex.org/W2014119074","https://openalex.org/W2025641101","https://openalex.org/W2047766986","https://openalex.org/W2118382442","https://openalex.org/W2135129887","https://openalex.org/W2314240464"],"related_works":["https://openalex.org/W2359923140","https://openalex.org/W2024517697","https://openalex.org/W1848055413","https://openalex.org/W2079263399","https://openalex.org/W1560183925","https://openalex.org/W2173656554","https://openalex.org/W2963350429","https://openalex.org/W2963603765","https://openalex.org/W9203110","https://openalex.org/W4302317037"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}