{"id":"https://openalex.org/W2011450790","doi":"https://doi.org/10.1016/0141-9331(94)90048-5","title":"Artificial neural networks on a reconfigurable, fault-tolerant, multi-processor system","display_name":"Artificial neural networks on a reconfigurable, fault-tolerant, multi-processor system","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W2011450790","doi":"https://doi.org/10.1016/0141-9331(94)90048-5","mag":"2011450790"},"language":"en","primary_location":{"id":"doi:10.1016/0141-9331(94)90048-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(94)90048-5","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089099697","display_name":"Salvatore Cavalieri","orcid":"https://orcid.org/0000-0001-9077-3688"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"S Cavalieri","raw_affiliation_strings":["Instituto di Informatica e Telecomunicazioni, Facolt\u00e1 di Ingegneria, Universit\u00e1 di Catania, V.le A. Doria 6, 95125 Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Instituto di Informatica e Telecomunicazioni, Facolt\u00e1 di Ingegneria, Universit\u00e1 di Catania, V.le A. Doria 6, 95125 Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064307605","display_name":"Antonella Di Stefano","orcid":"https://orcid.org/0000-0002-4397-0029"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A Di Stefano","raw_affiliation_strings":["Instituto di Informatica e Telecomunicazioni, Facolt\u00e1 di Ingegneria, Universit\u00e1 di Catania, V.le A. Doria 6, 95125 Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Instituto di Informatica e Telecomunicazioni, Facolt\u00e1 di Ingegneria, Universit\u00e1 di Catania, V.le A. Doria 6, 95125 Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055743703","display_name":"O. Mirabella","orcid":null},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"O Mirabella","raw_affiliation_strings":["Instituto di Informatica e Telecomunicazioni, Facolt\u00e1 di Ingegneria, Universit\u00e1 di Catania, V.le A. Doria 6, 95125 Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Instituto di Informatica e Telecomunicazioni, Facolt\u00e1 di Ingegneria, Universit\u00e1 di Catania, V.le A. Doria 6, 95125 Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5089099697"],"corresponding_institution_ids":["https://openalex.org/I39063666"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.5647,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.74054383,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":"6","first_page":"331","last_page":"341"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9818000197410583,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.911300778388977},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6944445371627808},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6370351910591125},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.630929708480835},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5556245446205139},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5495032072067261},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4543265104293823},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.42585355043411255},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.41337424516677856},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3358728885650635},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29128631949424744},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16425824165344238}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.911300778388977},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6944445371627808},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6370351910591125},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.630929708480835},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5556245446205139},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5495032072067261},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4543265104293823},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.42585355043411255},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.41337424516677856},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3358728885650635},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29128631949424744},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16425824165344238},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0141-9331(94)90048-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(94)90048-5","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W95750126","https://openalex.org/W137941959","https://openalex.org/W1856267764","https://openalex.org/W1964809733","https://openalex.org/W1976845193","https://openalex.org/W2058397971","https://openalex.org/W2093815874","https://openalex.org/W2100228684","https://openalex.org/W2116528865","https://openalex.org/W2122625836","https://openalex.org/W2158242043","https://openalex.org/W2158468079","https://openalex.org/W2970031802","https://openalex.org/W6605610356","https://openalex.org/W6675032762","https://openalex.org/W6677629848"],"related_works":["https://openalex.org/W2319687164","https://openalex.org/W1556297113","https://openalex.org/W2572037897","https://openalex.org/W4210376836","https://openalex.org/W2077289773","https://openalex.org/W2352569066","https://openalex.org/W2532375706","https://openalex.org/W4210925376","https://openalex.org/W4239668215","https://openalex.org/W2379636925"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}