{"id":"https://openalex.org/W2087415097","doi":"https://doi.org/10.1016/0141-9331(93)90016-z","title":"Hardware support for error detection in multiprocessor systems \u2014 a case study","display_name":"Hardware support for error detection in multiprocessor systems \u2014 a case study","publication_year":1993,"publication_date":"1993-05-01","ids":{"openalex":"https://openalex.org/W2087415097","doi":"https://doi.org/10.1016/0141-9331(93)90016-z","mag":"2087415097"},"language":"en","primary_location":{"id":"doi:10.1016/0141-9331(93)90016-z","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(93)90016-z","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036452356","display_name":"Wolfgang H\u00f6hl","orcid":"https://orcid.org/0000-0002-2242-4395"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"W Hohl","raw_affiliation_strings":["Institut f\u00fcr Mathematische Maschinen und Datenverarbeitung III, Universit\u00e4t Erlangen-N\u00fcrnberg, Martensstr. 3, D-8520 Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Mathematische Maschinen und Datenverarbeitung III, Universit\u00e4t Erlangen-N\u00fcrnberg, Martensstr. 3, D-8520 Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080177148","display_name":"E. Michel","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"E Michel","raw_affiliation_strings":["Institut f\u00fcr Mathematische Maschinen und Datenverarbeitung III, Universit\u00e4t Erlangen-N\u00fcrnberg, Martensstr. 3, D-8520 Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Mathematische Maschinen und Datenverarbeitung III, Universit\u00e4t Erlangen-N\u00fcrnberg, Martensstr. 3, D-8520 Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085231151","display_name":"Andr\u00e1s Pataricza","orcid":"https://orcid.org/0000-0002-6516-129X"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A Pataricza","raw_affiliation_strings":["Institut f\u00fcr Mathematische Maschinen und Datenverarbeitung III, Universit\u00e4t Erlangen-N\u00fcrnberg, Martensstr. 3, D-8520 Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Mathematische Maschinen und Datenverarbeitung III, Universit\u00e4t Erlangen-N\u00fcrnberg, Martensstr. 3, D-8520 Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5036452356"],"corresponding_institution_ids":["https://openalex.org/I181369854"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":1.0714,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.76947176,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"17","issue":"4","first_page":"201","last_page":"206"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9825000166893005,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8917014598846436},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6142243146896362},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5616515874862671},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.542748749256134},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.5257443189620972},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4923661947250366},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4594145715236664},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4239002466201782},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4180717170238495},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.41293954849243164},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36294692754745483},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.34555912017822266},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2597757577896118}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8917014598846436},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6142243146896362},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5616515874862671},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.542748749256134},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.5257443189620972},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4923661947250366},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4594145715236664},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4239002466201782},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4180717170238495},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.41293954849243164},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36294692754745483},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.34555912017822266},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2597757577896118},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0141-9331(93)90016-z","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(93)90016-z","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1526929924","https://openalex.org/W1562692693","https://openalex.org/W1896868715","https://openalex.org/W1897867350","https://openalex.org/W1981514768","https://openalex.org/W2066462613","https://openalex.org/W4255335500","https://openalex.org/W6633590836","https://openalex.org/W6639419616","https://openalex.org/W6676635492","https://openalex.org/W7010963066"],"related_works":["https://openalex.org/W2993622674","https://openalex.org/W2534569838","https://openalex.org/W4367172762","https://openalex.org/W182515070","https://openalex.org/W4364295250","https://openalex.org/W3116750762","https://openalex.org/W2164026451","https://openalex.org/W4310584696","https://openalex.org/W3173973232","https://openalex.org/W2036206036"],"abstract_inverted_index":null,"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
