{"id":"https://openalex.org/W2063349212","doi":"https://doi.org/10.1016/0141-9331(92)90081-4","title":"VLSI asynchronous systems: specification and synthesis","display_name":"VLSI asynchronous systems: specification and synthesis","publication_year":1992,"publication_date":"1992-01-01","ids":{"openalex":"https://openalex.org/W2063349212","doi":"https://doi.org/10.1016/0141-9331(92)90081-4","mag":"2063349212"},"language":"en","primary_location":{"id":"doi:10.1016/0141-9331(92)90081-4","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(92)90081-4","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103146139","display_name":"Ganesh Gopalakrishnan","orcid":"https://orcid.org/0000-0002-4161-9278"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ganesh Gopalakrishnan","raw_affiliation_strings":["University of Utah, Department of Computer Science, Salt Lake City, Utah 84112, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Utah, Department of Computer Science, Salt Lake City, Utah 84112, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089377852","display_name":"Venkatesh Akella","orcid":"https://orcid.org/0000-0003-3014-5326"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Venkatesh Akella","raw_affiliation_strings":["University of Utah, Department of Computer Science, Salt Lake City, Utah 84112, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Utah, Department of Computer Science, Salt Lake City, Utah 84112, USA","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5089377852","https://openalex.org/A5103146139"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":{"value":2290,"currency":"USD","value_usd":2290},"apc_paid":null,"fwci":0.9327,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.73099776,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":"10","first_page":"517","last_page":"527"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.9002612829208374},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8499742150306702},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7309799790382385},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6802780032157898},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6501634120941162},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.5843721628189087},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5584902167320251},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5232205390930176},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.46676111221313477},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4643234610557556},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.339883029460907},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.33062905073165894},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3222135007381439},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26234567165374756},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14149117469787598},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12560787796974182}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.9002612829208374},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8499742150306702},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7309799790382385},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6802780032157898},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6501634120941162},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.5843721628189087},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5584902167320251},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5232205390930176},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.46676111221313477},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4643234610557556},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.339883029460907},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.33062905073165894},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3222135007381439},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26234567165374756},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14149117469787598},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12560787796974182},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0141-9331(92)90081-4","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(92)90081-4","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.49000000953674316,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310050","display_name":"University of Utah","ror":"https://ror.org/03r0ha626"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W27162120","https://openalex.org/W107637838","https://openalex.org/W258022877","https://openalex.org/W1491037212","https://openalex.org/W1502716092","https://openalex.org/W1503973138","https://openalex.org/W1504147341","https://openalex.org/W1567363020","https://openalex.org/W1582825607","https://openalex.org/W1593705748","https://openalex.org/W1609287256","https://openalex.org/W1666015432","https://openalex.org/W1765538419","https://openalex.org/W1821179458","https://openalex.org/W1894669163","https://openalex.org/W1967575124","https://openalex.org/W2007296535","https://openalex.org/W2014984434","https://openalex.org/W2033045135","https://openalex.org/W2052006175","https://openalex.org/W2098019923","https://openalex.org/W2110425399","https://openalex.org/W2111125619","https://openalex.org/W2134354173","https://openalex.org/W2140792504","https://openalex.org/W2142896144","https://openalex.org/W2168281491","https://openalex.org/W2347202022","https://openalex.org/W2537386175","https://openalex.org/W2808554676","https://openalex.org/W2915067554","https://openalex.org/W3144368627","https://openalex.org/W3147996545","https://openalex.org/W4210886820","https://openalex.org/W4211008702","https://openalex.org/W4231905827","https://openalex.org/W4232293661","https://openalex.org/W4251382119","https://openalex.org/W4323927861","https://openalex.org/W6601865010","https://openalex.org/W6630126256","https://openalex.org/W6636576922","https://openalex.org/W6637799165","https://openalex.org/W6639379612","https://openalex.org/W6648145052","https://openalex.org/W6679813682","https://openalex.org/W6680876265","https://openalex.org/W6682649607","https://openalex.org/W6705020346","https://openalex.org/W6884633452","https://openalex.org/W6902620220","https://openalex.org/W6977921150"],"related_works":["https://openalex.org/W364924225","https://openalex.org/W2384756109","https://openalex.org/W4312516786","https://openalex.org/W2237508561","https://openalex.org/W1993985975","https://openalex.org/W142020038","https://openalex.org/W803506773","https://openalex.org/W2078264798","https://openalex.org/W1671389381","https://openalex.org/W2184151347"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}