{"id":"https://openalex.org/W2067391143","doi":"https://doi.org/10.1016/0141-9331(92)90034-q","title":"Design and verification of a highly concurrent machine","display_name":"Design and verification of a highly concurrent machine","publication_year":1992,"publication_date":"1992-01-01","ids":{"openalex":"https://openalex.org/W2067391143","doi":"https://doi.org/10.1016/0141-9331(92)90034-q","mag":"2067391143"},"language":"en","primary_location":{"id":"doi:10.1016/0141-9331(92)90034-q","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(92)90034-q","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041683402","display_name":"Peter Barrie","orcid":null},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Peter Barrie","raw_affiliation_strings":["HARDLAB, Department of Computer Science, University of Strathclyde, Livingstone Tower, 26 Richmond Street, Glasgow G1 1XH, UK","University of Strathclyde, Glasgow, Scotland, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HARDLAB, Department of Computer Science, University of Strathclyde, Livingstone Tower, 26 Richmond Street, Glasgow G1 1XH, UK","institution_ids":["https://openalex.org/I181647926"]},{"raw_affiliation_string":"University of Strathclyde, Glasgow, Scotland, UK","institution_ids":["https://openalex.org/I181647926"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112081322","display_name":"Paul Cockshott","orcid":null},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Paul Cockshott","raw_affiliation_strings":["HARDLAB, Department of Computer Science, University of Strathclyde, Livingstone Tower, 26 Richmond Street, Glasgow G1 1XH, UK","University of Strathclyde, Glasgow, Scotland, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HARDLAB, Department of Computer Science, University of Strathclyde, Livingstone Tower, 26 Richmond Street, Glasgow G1 1XH, UK","institution_ids":["https://openalex.org/I181647926"]},{"raw_affiliation_string":"University of Strathclyde, Glasgow, Scotland, UK","institution_ids":["https://openalex.org/I181647926"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020718618","display_name":"George Milne","orcid":"https://orcid.org/0000-0002-9796-0600"},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"George J Milne","raw_affiliation_strings":["HARDLAB, Department of Computer Science, University of Strathclyde, Livingstone Tower, 26 Richmond Street, Glasgow G1 1XH, UK","University of Strathclyde, Glasgow, Scotland, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HARDLAB, Department of Computer Science, University of Strathclyde, Livingstone Tower, 26 Richmond Street, Glasgow G1 1XH, UK","institution_ids":["https://openalex.org/I181647926"]},{"raw_affiliation_string":"University of Strathclyde, Glasgow, Scotland, UK","institution_ids":["https://openalex.org/I181647926"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080554885","display_name":"Paul Shaw","orcid":"https://orcid.org/0000-0002-6488-5288"},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Paul Shaw","raw_affiliation_strings":["HARDLAB, Department of Computer Science, University of Strathclyde, Livingstone Tower, 26 Richmond Street, Glasgow G1 1XH, UK","University of Strathclyde, Glasgow, Scotland, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HARDLAB, Department of Computer Science, University of Strathclyde, Livingstone Tower, 26 Richmond Street, Glasgow G1 1XH, UK","institution_ids":["https://openalex.org/I181647926"]},{"raw_affiliation_string":"University of Strathclyde, Glasgow, Scotland, UK","institution_ids":["https://openalex.org/I181647926"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.1759437,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":"3","first_page":"115","last_page":"123"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8839547634124756},{"id":"https://openalex.org/keywords/handshake","display_name":"Handshake","score":0.7848701477050781},{"id":"https://openalex.org/keywords/occam","display_name":"occam","score":0.6544872522354126},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5297228693962097},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5176682472229004},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5123788118362427},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.49900078773498535},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.4745391607284546},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.46037158370018005},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.43649420142173767},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42390698194503784},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.38042083382606506},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3615349233150482},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3589341640472412},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3334372937679291},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.24201700091362},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1186995804309845}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8839547634124756},{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.7848701477050781},{"id":"https://openalex.org/C78469957","wikidata":"https://www.wikidata.org/wiki/Q838062","display_name":"occam","level":2,"score":0.6544872522354126},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5297228693962097},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5176682472229004},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5123788118362427},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.49900078773498535},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.4745391607284546},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.46037158370018005},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.43649420142173767},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42390698194503784},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.38042083382606506},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3615349233150482},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3589341640472412},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3334372937679291},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.24201700091362},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1186995804309845},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0141-9331(92)90034-q","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(92)90034-q","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322676","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W95184404","https://openalex.org/W169682278","https://openalex.org/W1514892954","https://openalex.org/W1600749316","https://openalex.org/W2029005287","https://openalex.org/W2067044103","https://openalex.org/W2085912345","https://openalex.org/W2100382727","https://openalex.org/W2150871235","https://openalex.org/W2808554676","https://openalex.org/W3144368627","https://openalex.org/W4210886820","https://openalex.org/W4231905827","https://openalex.org/W6603817436","https://openalex.org/W6606897049","https://openalex.org/W6630903088","https://openalex.org/W6635935762","https://openalex.org/W6682452906","https://openalex.org/W6682649607"],"related_works":["https://openalex.org/W1494289517","https://openalex.org/W54894869","https://openalex.org/W2162678295","https://openalex.org/W4238165674","https://openalex.org/W2895905110","https://openalex.org/W77825421","https://openalex.org/W1544420370","https://openalex.org/W1533288443","https://openalex.org/W2129508730","https://openalex.org/W2544421437"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}