{"id":"https://openalex.org/W2066781092","doi":"https://doi.org/10.1016/0141-9331(88)90006-3","title":"Testing methodology: implications for the circuit designer","display_name":"Testing methodology: implications for the circuit designer","publication_year":1988,"publication_date":"1988-12-01","ids":{"openalex":"https://openalex.org/W2066781092","doi":"https://doi.org/10.1016/0141-9331(88)90006-3","mag":"2066781092"},"language":"en","primary_location":{"id":"doi:10.1016/0141-9331(88)90006-3","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(88)90006-3","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109905077","display_name":"B.R. Wilkins","orcid":null},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"BR Wilkins","raw_affiliation_strings":["Department of Electronics and Computer Science, Southampton University Southampton SO9 5NH, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Science, Southampton University Southampton SO9 5NH, UK","institution_ids":["https://openalex.org/I43439940"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5109905077"],"corresponding_institution_ids":["https://openalex.org/I43439940"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19991635,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":"10","first_page":"573","last_page":"584"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8106493353843689},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8054085969924927},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7433037757873535},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6115126609802246},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.610727846622467},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5342352390289307},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5128850936889648},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4855082035064697},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48250842094421387},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4805346131324768},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.46572253108024597},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4555242955684662},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3299643397331238},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.09895896911621094},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08811163902282715},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08477652072906494},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07448869943618774}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8106493353843689},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8054085969924927},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7433037757873535},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6115126609802246},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.610727846622467},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5342352390289307},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5128850936889648},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4855082035064697},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48250842094421387},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4805346131324768},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.46572253108024597},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4555242955684662},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3299643397331238},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.09895896911621094},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08811163902282715},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08477652072906494},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07448869943618774},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0141-9331(88)90006-3","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(88)90006-3","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":91,"referenced_works":["https://openalex.org/W3849209","https://openalex.org/W24323524","https://openalex.org/W33238586","https://openalex.org/W53438037","https://openalex.org/W57564191","https://openalex.org/W61923643","https://openalex.org/W73161924","https://openalex.org/W87393106","https://openalex.org/W93602473","https://openalex.org/W98095081","https://openalex.org/W118121394","https://openalex.org/W148283561","https://openalex.org/W150888031","https://openalex.org/W162616246","https://openalex.org/W173548140","https://openalex.org/W180061426","https://openalex.org/W186179651","https://openalex.org/W195802975","https://openalex.org/W198263744","https://openalex.org/W205100709","https://openalex.org/W597720169","https://openalex.org/W621049566","https://openalex.org/W653926971","https://openalex.org/W1486972489","https://openalex.org/W1969474413","https://openalex.org/W1972379155","https://openalex.org/W1996007494","https://openalex.org/W1998684649","https://openalex.org/W2004437077","https://openalex.org/W2009613072","https://openalex.org/W2011240232","https://openalex.org/W2015972826","https://openalex.org/W2022158744","https://openalex.org/W2026731014","https://openalex.org/W2030106932","https://openalex.org/W2035667465","https://openalex.org/W2041406712","https://openalex.org/W2041753256","https://openalex.org/W2042655082","https://openalex.org/W2043111827","https://openalex.org/W2045122863","https://openalex.org/W2046817879","https://openalex.org/W2047269183","https://openalex.org/W2047357356","https://openalex.org/W2052815272","https://openalex.org/W2064610754","https://openalex.org/W2070238330","https://openalex.org/W2073069169","https://openalex.org/W2077746646","https://openalex.org/W2095030574","https://openalex.org/W2096007426","https://openalex.org/W2103202014","https://openalex.org/W2104500469","https://openalex.org/W2106565982","https://openalex.org/W2111334369","https://openalex.org/W2111994103","https://openalex.org/W2140891025","https://openalex.org/W2149107969","https://openalex.org/W2173124859","https://openalex.org/W2181457765","https://openalex.org/W2480522653","https://openalex.org/W2758611073","https://openalex.org/W4206471379","https://openalex.org/W4248774658","https://openalex.org/W4285719527","https://openalex.org/W6600146118","https://openalex.org/W6602168244","https://openalex.org/W6602321454","https://openalex.org/W6602472031","https://openalex.org/W6602997044","https://openalex.org/W6603542364","https://openalex.org/W6603868824","https://openalex.org/W6603990006","https://openalex.org/W6604508253","https://openalex.org/W6604834336","https://openalex.org/W6605234255","https://openalex.org/W6606058207","https://openalex.org/W6606146819","https://openalex.org/W6606682130","https://openalex.org/W6606953242","https://openalex.org/W6607240113","https://openalex.org/W6607520391","https://openalex.org/W6607982129","https://openalex.org/W6608013244","https://openalex.org/W6608319490","https://openalex.org/W6643432701","https://openalex.org/W6651354974","https://openalex.org/W6675631049","https://openalex.org/W6675893498","https://openalex.org/W6676151786","https://openalex.org/W6676718371"],"related_works":["https://openalex.org/W2947266479","https://openalex.org/W2149827500","https://openalex.org/W2107525390","https://openalex.org/W2091833418","https://openalex.org/W2157191248","https://openalex.org/W2151694129","https://openalex.org/W2369589212","https://openalex.org/W2543176856","https://openalex.org/W1579528621","https://openalex.org/W2141620082"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}