{"id":"https://openalex.org/W2053584437","doi":"https://doi.org/10.1016/0141-9331(86)90034-7","title":"Experiences in designing the M3 backplane bus standard","display_name":"Experiences in designing the M3 backplane bus standard","publication_year":1986,"publication_date":"1986-03-01","ids":{"openalex":"https://openalex.org/W2053584437","doi":"https://doi.org/10.1016/0141-9331(86)90034-7","mag":"2053584437"},"language":"en","primary_location":{"id":"doi:10.1016/0141-9331(86)90034-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(86)90034-7","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111427761","display_name":"Dante Del Corso","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Dante Del Corso","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Torino, C. Duca degli Abruzzi 24, 10129 Torino, Italy","Dipartimento di Elettronica, Politecnico di Torino, C. Duca degli Abruzzi 24, 10129-Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Torino, C. Duca degli Abruzzi 24, 10129 Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Torino, C. Duca degli Abruzzi 24, 10129-Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5111427761"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.21229637,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":"2","first_page":"101","last_page":"107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9801999926567078,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/backplane","display_name":"Backplane","score":0.9022688865661621},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8296981453895569},{"id":"https://openalex.org/keywords/publicity","display_name":"Publicity","score":0.8258619904518127},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6733043193817139},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.6297594904899597},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5314518213272095},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.48209527134895325},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3901744484901428},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.26436835527420044},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18878141045570374},{"id":"https://openalex.org/keywords/business","display_name":"Business","score":0.09527650475502014},{"id":"https://openalex.org/keywords/marketing","display_name":"Marketing","score":0.07373026013374329}],"concepts":[{"id":"https://openalex.org/C134256836","wikidata":"https://www.wikidata.org/wiki/Q545913","display_name":"Backplane","level":2,"score":0.9022688865661621},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8296981453895569},{"id":"https://openalex.org/C2776003135","wikidata":"https://www.wikidata.org/wiki/Q1333727","display_name":"Publicity","level":2,"score":0.8258619904518127},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6733043193817139},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.6297594904899597},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5314518213272095},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.48209527134895325},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3901744484901428},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.26436835527420044},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18878141045570374},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.09527650475502014},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.07373026013374329}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0141-9331(86)90034-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(86)90034-7","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320313985","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W300241395","https://openalex.org/W2050512803","https://openalex.org/W2106694305","https://openalex.org/W4253550375","https://openalex.org/W6610655455","https://openalex.org/W6676006275","https://openalex.org/W6834015163"],"related_works":["https://openalex.org/W2026970076","https://openalex.org/W2387592402","https://openalex.org/W2037789491","https://openalex.org/W4248493829","https://openalex.org/W2376549968","https://openalex.org/W2177338935","https://openalex.org/W1977903123","https://openalex.org/W2503858452","https://openalex.org/W2369875157","https://openalex.org/W4238918525"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}