{"id":"https://openalex.org/W2055571762","doi":"https://doi.org/10.1016/0141-9331(86)90031-1","title":"Building up a system architecture using VMEbus","display_name":"Building up a system architecture using VMEbus","publication_year":1986,"publication_date":"1986-03-01","ids":{"openalex":"https://openalex.org/W2055571762","doi":"https://doi.org/10.1016/0141-9331(86)90031-1","mag":"2055571762"},"language":"en","primary_location":{"id":"doi:10.1016/0141-9331(86)90031-1","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(86)90031-1","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034102911","display_name":"Steve Heath","orcid":null},"institutions":[{"id":"https://openalex.org/I4210132114","display_name":"Motorola (United Kingdom)","ror":"https://ror.org/0396gxt62","country_code":"GB","type":"company","lineage":["https://openalex.org/I1333370159","https://openalex.org/I4210132114"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Steve Heath","raw_affiliation_strings":["Semiconductor Products Sector, Motorola Ltd, Fairfax House, 69 Buckingham Street, Aylesbury, Bucks HP20 2NF, UK"],"affiliations":[{"raw_affiliation_string":"Semiconductor Products Sector, Motorola Ltd, Fairfax House, 69 Buckingham Street, Aylesbury, Bucks HP20 2NF, UK","institution_ids":["https://openalex.org/I4210132114"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5034102911"],"corresponding_institution_ids":["https://openalex.org/I4210132114"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":1.4139,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.83920126,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":"2","first_page":"86","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.980400025844574,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.980400025844574,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9550999999046326,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9363999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vmebus","display_name":"VMEbus","score":0.9963098168373108},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8416121006011963},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.6565707325935364},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5590119361877441},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5262008309364319},{"id":"https://openalex.org/keywords/systems-architecture","display_name":"Systems architecture","score":0.4789745807647705},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3822650909423828},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3675307035446167},{"id":"https://openalex.org/keywords/data-acquisition","display_name":"Data acquisition","score":0.11768916249275208}],"concepts":[{"id":"https://openalex.org/C117180269","wikidata":"https://www.wikidata.org/wiki/Q1377238","display_name":"VMEbus","level":3,"score":0.9963098168373108},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8416121006011963},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.6565707325935364},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5590119361877441},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5262008309364319},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.4789745807647705},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3822650909423828},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3675307035446167},{"id":"https://openalex.org/C163985040","wikidata":"https://www.wikidata.org/wiki/Q1172399","display_name":"Data acquisition","level":2,"score":0.11768916249275208},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0141-9331(86)90031-1","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(86)90031-1","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W365128091","https://openalex.org/W2055571762","https://openalex.org/W4244067293","https://openalex.org/W1594266030","https://openalex.org/W2352105002","https://openalex.org/W2185404651","https://openalex.org/W2184790350","https://openalex.org/W3005183616","https://openalex.org/W2515602837","https://openalex.org/W2357696677"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}