{"id":"https://openalex.org/W2059979950","doi":"https://doi.org/10.1016/0141-9331(86)90028-1","title":"Futurebus \u2014 the independent standard for 32-bit systems","display_name":"Futurebus \u2014 the independent standard for 32-bit systems","publication_year":1986,"publication_date":"1986-03-01","ids":{"openalex":"https://openalex.org/W2059979950","doi":"https://doi.org/10.1016/0141-9331(86)90028-1","mag":"2059979950"},"language":"en","primary_location":{"id":"doi:10.1016/0141-9331(86)90028-1","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(86)90028-1","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112064025","display_name":"R. V. Edwards","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127762","display_name":"Coventry (United Kingdom)","ror":"https://ror.org/030nd5313","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210127762"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Roger Edwards","raw_affiliation_strings":["Advantec Systems Ltd, Silhill House, 2235 Coventry Road, Sheldon, Birmingham B26 3NW, UK"],"affiliations":[{"raw_affiliation_string":"Advantec Systems Ltd, Silhill House, 2235 Coventry Road, Sheldon, Birmingham B26 3NW, UK","institution_ids":["https://openalex.org/I4210127762"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5112064025"],"corresponding_institution_ids":["https://openalex.org/I4210127762"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.4713,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71361009,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":"2","first_page":"65","last_page":"68"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/backplane","display_name":"Backplane","score":0.9372554421424866},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9168665409088135},{"id":"https://openalex.org/keywords/human-multitasking","display_name":"Human multitasking","score":0.6649294495582581},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5838084816932678},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5812745094299316},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4751812517642975},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4374582767486572},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2814042568206787},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21321794390678406}],"concepts":[{"id":"https://openalex.org/C134256836","wikidata":"https://www.wikidata.org/wiki/Q545913","display_name":"Backplane","level":2,"score":0.9372554421424866},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9168665409088135},{"id":"https://openalex.org/C107418235","wikidata":"https://www.wikidata.org/wiki/Q1520565","display_name":"Human multitasking","level":2,"score":0.6649294495582581},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5838084816932678},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5812745094299316},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4751812517642975},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4374582767486572},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2814042568206787},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21321794390678406},{"id":"https://openalex.org/C180747234","wikidata":"https://www.wikidata.org/wiki/Q23373","display_name":"Cognitive psychology","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0141-9331(86)90028-1","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(86)90028-1","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3099531851","https://openalex.org/W4242930893","https://openalex.org/W4388263628","https://openalex.org/W2488058330","https://openalex.org/W1988895983","https://openalex.org/W3140336604","https://openalex.org/W3207987878","https://openalex.org/W2013579107","https://openalex.org/W4230586212","https://openalex.org/W2503858452"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}