{"id":"https://openalex.org/W2005118677","doi":"https://doi.org/10.1016/0141-9331(86)90002-5","title":"Design and evaluation of a dual-microcomputer shared memory system with a shared I/O bus","display_name":"Design and evaluation of a dual-microcomputer shared memory system with a shared I/O bus","publication_year":1986,"publication_date":"1986-01-01","ids":{"openalex":"https://openalex.org/W2005118677","doi":"https://doi.org/10.1016/0141-9331(86)90002-5","mag":"2005118677"},"language":"en","primary_location":{"id":"doi:10.1016/0141-9331(86)90002-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(86)90002-5","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090051516","display_name":"V. Lakshmi Narasimhan","orcid":"https://orcid.org/0000-0002-3668-6062"},"institutions":[{"id":"https://openalex.org/I165143802","display_name":"University of Queensland","ror":"https://ror.org/00rqy9422","country_code":"AU","type":"education","lineage":["https://openalex.org/I165143802"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"V Lakshmi Narasimhan","raw_affiliation_strings":["University of Queensland, Brisbane 4067, Australia"],"affiliations":[{"raw_affiliation_string":"University of Queensland, Brisbane 4067, Australia","institution_ids":["https://openalex.org/I165143802"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035429626","display_name":"JK Ramachandra","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"JK Ramachandra","raw_affiliation_strings":["Indian Telephone Industries, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Indian Telephone Industries, Bangalore, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110002760","display_name":"DK Anvekar","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"DK Anvekar","raw_affiliation_strings":["Indian Institute of Science, Bangalore, India","Indian Inst. of Science, Bangalore  India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"Indian Inst. of Science, Bangalore  India","institution_ids":["https://openalex.org/I59270414"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5090051516"],"corresponding_institution_ids":["https://openalex.org/I165143802"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.15869679,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":"1","first_page":"3","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9026771783828735},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.7971596717834473},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.6729205250740051},{"id":"https://openalex.org/keywords/microcomputer","display_name":"Microcomputer","score":0.6293061971664429},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.6146777272224426},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.5872146487236023},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.5410488843917847},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.48996058106422424},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4475491940975189},{"id":"https://openalex.org/keywords/data-diffusion-machine","display_name":"Data diffusion machine","score":0.4422313868999481},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4230804443359375},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.418288916349411},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4027508497238159},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3588051497936249},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3235149383544922},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.31280916929244995},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.12817665934562683},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10396233201026917},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06778612732887268}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9026771783828735},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.7971596717834473},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.6729205250740051},{"id":"https://openalex.org/C132090242","wikidata":"https://www.wikidata.org/wiki/Q32738","display_name":"Microcomputer","level":3,"score":0.6293061971664429},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.6146777272224426},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.5872146487236023},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.5410488843917847},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.48996058106422424},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4475491940975189},{"id":"https://openalex.org/C180089779","wikidata":"https://www.wikidata.org/wiki/Q5227275","display_name":"Data diffusion machine","level":5,"score":0.4422313868999481},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4230804443359375},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.418288916349411},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4027508497238159},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3588051497936249},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3235149383544922},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.31280916929244995},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.12817665934562683},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10396233201026917},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06778612732887268},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0141-9331(86)90002-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(86)90002-5","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6100000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310071","display_name":"Indian Institute of Science","ror":"https://ror.org/04dese585"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W3093036","https://openalex.org/W1581927840","https://openalex.org/W1689154679","https://openalex.org/W1937002962","https://openalex.org/W1971767939","https://openalex.org/W1998487091","https://openalex.org/W2019945348","https://openalex.org/W2026959969","https://openalex.org/W2068822255","https://openalex.org/W2079285113","https://openalex.org/W2092816543","https://openalex.org/W2144126367","https://openalex.org/W2752853835","https://openalex.org/W2752908210","https://openalex.org/W2983752329","https://openalex.org/W6655407377","https://openalex.org/W6744529318","https://openalex.org/W6769920837"],"related_works":["https://openalex.org/W2026512611","https://openalex.org/W4245497162","https://openalex.org/W1985165680","https://openalex.org/W2083853670","https://openalex.org/W2353073543","https://openalex.org/W1990817968","https://openalex.org/W2383122297","https://openalex.org/W1973011047","https://openalex.org/W2339366892","https://openalex.org/W2163897382"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}