{"id":"https://openalex.org/W2036142461","doi":"https://doi.org/10.1016/0141-9331(85)90162-0","title":"Switched memory for multiprocessor MC6809E systems","display_name":"Switched memory for multiprocessor MC6809E systems","publication_year":1985,"publication_date":"1985-12-01","ids":{"openalex":"https://openalex.org/W2036142461","doi":"https://doi.org/10.1016/0141-9331(85)90162-0","mag":"2036142461"},"language":"en","primary_location":{"id":"doi:10.1016/0141-9331(85)90162-0","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(85)90162-0","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029654844","display_name":"E.M. Warrington","orcid":"https://orcid.org/0000-0001-6505-7380"},"institutions":[{"id":"https://openalex.org/I153648349","display_name":"University of Leicester","ror":"https://ror.org/04h699437","country_code":"GB","type":"education","lineage":["https://openalex.org/I153648349"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"EM Warrington","raw_affiliation_strings":["Department of Physics, University of Leicester, University Road, Leicester LE1 7RH, UK","Department of Physics, University of Leicester, University Road, Leicester, LE1 7RH, UK"],"affiliations":[{"raw_affiliation_string":"Department of Physics, University of Leicester, University Road, Leicester LE1 7RH, UK","institution_ids":["https://openalex.org/I153648349"]},{"raw_affiliation_string":"Department of Physics, University of Leicester, University Road, Leicester, LE1 7RH, UK","institution_ids":["https://openalex.org/I153648349"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045273287","display_name":"EC Thomas","orcid":null},"institutions":[{"id":"https://openalex.org/I153648349","display_name":"University of Leicester","ror":"https://ror.org/04h699437","country_code":"GB","type":"education","lineage":["https://openalex.org/I153648349"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"EC Thomas","raw_affiliation_strings":["Department of Physics, University of Leicester, University Road, Leicester LE1 7RH, UK","Department of Physics, University of Leicester, University Road, Leicester, LE1 7RH, UK"],"affiliations":[{"raw_affiliation_string":"Department of Physics, University of Leicester, University Road, Leicester LE1 7RH, UK","institution_ids":["https://openalex.org/I153648349"]},{"raw_affiliation_string":"Department of Physics, University of Leicester, University Road, Leicester, LE1 7RH, UK","institution_ids":["https://openalex.org/I153648349"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5029654844"],"corresponding_institution_ids":["https://openalex.org/I153648349"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19557196,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"9","issue":"10","first_page":"475","last_page":"480"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9872000217437744,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.933286190032959},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6273683905601501},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.576429009437561},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.571304440498352},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47268205881118774},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46977657079696655},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4654102623462677},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.4650398790836334},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4240518808364868},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.42361754179000854},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35343432426452637},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3320842385292053},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23230046033859253},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.18818482756614685}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.933286190032959},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6273683905601501},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.576429009437561},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.571304440498352},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47268205881118774},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46977657079696655},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4654102623462677},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.4650398790836334},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4240518808364868},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.42361754179000854},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35343432426452637},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3320842385292053},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23230046033859253},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.18818482756614685},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1016/0141-9331(85)90162-0","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0141-9331(85)90162-0","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},{"id":"pmh:oai:lra.le.ac.uk:2381/7368","is_oa":false,"landing_page_url":"http://www.elsevier.com/wps/find/journaldescription.cws_home/525449/description#description","pdf_url":null,"source":{"id":"https://openalex.org/S4306402365","display_name":"Leicester Research Archive (University of Leicester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I153648349","host_organization_name":"University of Leicester","host_organization_lineage":["https://openalex.org/I153648349"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1996284635","https://openalex.org/W2039512523"],"related_works":["https://openalex.org/W2026512611","https://openalex.org/W4245497162","https://openalex.org/W1985165680","https://openalex.org/W1933089384","https://openalex.org/W2604972926","https://openalex.org/W2353073543","https://openalex.org/W254684032","https://openalex.org/W120214571","https://openalex.org/W1848192231","https://openalex.org/W4291801887"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}