{"id":"https://openalex.org/W2053741873","doi":"https://doi.org/10.1016/0010-4485(92)90063-g","title":"Prelayout timing analysis of cell-based VLSI designs","display_name":"Prelayout timing analysis of cell-based VLSI designs","publication_year":1992,"publication_date":"1992-07-01","ids":{"openalex":"https://openalex.org/W2053741873","doi":"https://doi.org/10.1016/0010-4485(92)90063-g","mag":"2053741873"},"language":"en","primary_location":{"id":"doi:10.1016/0010-4485(92)90063-g","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0010-4485(92)90063-g","pdf_url":null,"source":{"id":"https://openalex.org/S4210171473","display_name":"Computer-Aided Design","issn_l":"0010-4485","issn":["0010-4485","1879-2685"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer-Aided Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005819428","display_name":"Habib Youssef","orcid":"https://orcid.org/0000-0001-9189-2654"},"institutions":[{"id":"https://openalex.org/I134085113","display_name":"King Fahd University of Petroleum and Minerals","ror":"https://ror.org/03yez3163","country_code":"SA","type":"education","lineage":["https://openalex.org/I134085113"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"H. Youssef","raw_affiliation_strings":["Computer Engineering Department, King Fahd University of Petroleum & Minerals, PO Box 1734, Dharhan 31261, Saudi Arabia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, King Fahd University of Petroleum & Minerals, PO Box 1734, Dharhan 31261, Saudi Arabia","institution_ids":["https://openalex.org/I134085113"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087756718","display_name":"Eugene Shragowitz","orcid":null},"institutions":[{"id":"https://openalex.org/I134085113","display_name":"King Fahd University of Petroleum and Minerals","ror":"https://ror.org/03yez3163","country_code":"SA","type":"education","lineage":["https://openalex.org/I134085113"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"E. Shragowitz","raw_affiliation_strings":["Computer Engineering Department, King Fahd University of Petroleum & Minerals, PO Box 1734, Dharhan 31261, Saudi Arabia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, King Fahd University of Petroleum & Minerals, PO Box 1734, Dharhan 31261, Saudi Arabia","institution_ids":["https://openalex.org/I134085113"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108223087","display_name":"S. Sutanthavibul","orcid":null},"institutions":[{"id":"https://openalex.org/I134085113","display_name":"King Fahd University of Petroleum and Minerals","ror":"https://ror.org/03yez3163","country_code":"SA","type":"education","lineage":["https://openalex.org/I134085113"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"S. Sutanthavibul","raw_affiliation_strings":["Computer Engineering Department, King Fahd University of Petroleum & Minerals, PO Box 1734, Dharhan 31261, Saudi Arabia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, King Fahd University of Petroleum & Minerals, PO Box 1734, Dharhan 31261, Saudi Arabia","institution_ids":["https://openalex.org/I134085113"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I134085113"],"apc_list":{"value":3390,"currency":"USD","value_usd":3390},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.13945921,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"24","issue":"7","first_page":"367","last_page":"379"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.834595263004303},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7151342034339905},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6968735456466675},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.538453996181488},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.51173996925354},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.49195143580436707},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.47195497155189514},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46385642886161804},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.44263485074043274},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.43818527460098267},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.42503809928894043},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.42015019059181213},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.41249018907546997},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4046069383621216},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3830975294113159},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3688145577907562},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3508930206298828},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32478582859039307},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2675032913684845},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1540575623512268},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07417044043540955}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.834595263004303},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7151342034339905},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6968735456466675},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.538453996181488},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.51173996925354},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.49195143580436707},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.47195497155189514},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46385642886161804},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.44263485074043274},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.43818527460098267},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.42503809928894043},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.42015019059181213},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.41249018907546997},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4046069383621216},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3830975294113159},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3688145577907562},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3508930206298828},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32478582859039307},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2675032913684845},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1540575623512268},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07417044043540955},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0010-4485(92)90063-g","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0010-4485(92)90063-g","pdf_url":null,"source":{"id":"https://openalex.org/S4210171473","display_name":"Computer-Aided Design","issn_l":"0010-4485","issn":["0010-4485","1879-2685"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer-Aided Design","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W15130301","https://openalex.org/W1554451661","https://openalex.org/W1965817917","https://openalex.org/W2011039300","https://openalex.org/W2021328107","https://openalex.org/W2022553451","https://openalex.org/W2030236775","https://openalex.org/W2030852227","https://openalex.org/W2038063969","https://openalex.org/W2078948975","https://openalex.org/W2115047803","https://openalex.org/W2115881964","https://openalex.org/W2119130057","https://openalex.org/W2119613201","https://openalex.org/W2123094965","https://openalex.org/W2129926402","https://openalex.org/W2138086100","https://openalex.org/W2139071021","https://openalex.org/W2153922782","https://openalex.org/W2160393111","https://openalex.org/W2166378964","https://openalex.org/W2795536332","https://openalex.org/W3016133651","https://openalex.org/W3217150240","https://openalex.org/W6600603869","https://openalex.org/W6655844758","https://openalex.org/W6658069996","https://openalex.org/W6658398551","https://openalex.org/W6659871875","https://openalex.org/W6677487050","https://openalex.org/W6678134039","https://openalex.org/W6678242351","https://openalex.org/W6678244317","https://openalex.org/W6680338823","https://openalex.org/W6680495632","https://openalex.org/W6682700220","https://openalex.org/W6683861001","https://openalex.org/W6804565094"],"related_works":["https://openalex.org/W4229446324","https://openalex.org/W2345938231","https://openalex.org/W3131741930","https://openalex.org/W2158805860","https://openalex.org/W2171793444","https://openalex.org/W1859946853","https://openalex.org/W2110367374","https://openalex.org/W4308390421","https://openalex.org/W2594032196","https://openalex.org/W2976181145"],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}