{"id":"https://openalex.org/W2792158561","doi":"https://doi.org/10.1007/s10766-018-0566-x","title":"High Speed Cycle-Approximate Simulation of Embedded Cache-Incoherent and Coherent Chip-Multiprocessors","display_name":"High Speed Cycle-Approximate Simulation of Embedded Cache-Incoherent and Coherent Chip-Multiprocessors","publication_year":2018,"publication_date":"2018-03-26","ids":{"openalex":"https://openalex.org/W2792158561","doi":"https://doi.org/10.1007/s10766-018-0566-x","mag":"2792158561"},"language":"en","primary_location":{"id":"doi:10.1007/s10766-018-0566-x","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s10766-018-0566-x","pdf_url":"https://link.springer.com/content/pdf/10.1007%2Fs10766-018-0566-x.pdf","source":{"id":"https://openalex.org/S148521650","display_name":"International Journal of Parallel Programming","issn_l":"0885-7458","issn":["0885-7458","1573-7640"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Parallel Programming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://link.springer.com/content/pdf/10.1007%2Fs10766-018-0566-x.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103003221","display_name":"C. J. Thompson","orcid":"https://orcid.org/0000-0002-9519-5378"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Christopher Thompson","raw_affiliation_strings":["Institute for Computing Systems Architecture, University of Edinburgh, Edinburgh, United Kingdom"],"raw_orcid":"https://orcid.org/0000-0002-9519-5378","affiliations":[{"raw_affiliation_string":"Institute for Computing Systems Architecture, University of Edinburgh, Edinburgh, United Kingdom","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009779768","display_name":"Miles Gould","orcid":"https://orcid.org/0000-0002-0222-760X"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Miles Gould","raw_affiliation_strings":["Institute for Computing Systems Architecture, University of Edinburgh, Edinburgh, United Kingdom"],"raw_orcid":"https://orcid.org/0000-0002-0222-760X","affiliations":[{"raw_affiliation_string":"Institute for Computing Systems Architecture, University of Edinburgh, Edinburgh, United Kingdom","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027477866","display_name":"Nigel Topham","orcid":"https://orcid.org/0000-0002-6310-0602"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Nigel Topham","raw_affiliation_strings":["Institute for Computing Systems Architecture, University of Edinburgh, Edinburgh, United Kingdom"],"raw_orcid":"https://orcid.org/0000-0002-6310-0602","affiliations":[{"raw_affiliation_string":"Institute for Computing Systems Architecture, University of Edinburgh, Edinburgh, United Kingdom","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103003221"],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":{"value":2290,"currency":"EUR","value_usd":2890},"apc_paid":{"value":2290,"currency":"EUR","value_usd":2890},"fwci":0.2627,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.48534503,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"46","issue":"6","first_page":"1247","last_page":"1282"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.901863694190979},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8584452867507935},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7922627925872803},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6506881713867188},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5341846942901611},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5174880027770996},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48608091473579407},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4790043532848358},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4750766158103943},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46413370966911316},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3399643898010254}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.901863694190979},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8584452867507935},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7922627925872803},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6506881713867188},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5341846942901611},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5174880027770996},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48608091473579407},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4790043532848358},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4750766158103943},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46413370966911316},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3399643898010254},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1007/s10766-018-0566-x","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s10766-018-0566-x","pdf_url":"https://link.springer.com/content/pdf/10.1007%2Fs10766-018-0566-x.pdf","source":{"id":"https://openalex.org/S148521650","display_name":"International Journal of Parallel Programming","issn_l":"0885-7458","issn":["0885-7458","1573-7640"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Parallel Programming","raw_type":"journal-article"},{"id":"pmh:oai:pure.ed.ac.uk:openaire/83d057da-7b1e-43b8-9f2e-c0c947de3065","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/en/publications/83d057da-7b1e-43b8-9f2e-c0c947de3065","pdf_url":null,"source":{"id":"https://openalex.org/S4406922455","display_name":"Edinburgh Research Explorer","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thompson, C, Gould, M & Topham, N 2018, 'High Speed Cycle-Approximate Simulation of Embedded Cache-Incoherent and Coherent Chip-Multiprocessors', International journal of parallel programming, vol. 46, no. 6, pp. 1247\u20131282. https://doi.org/10.1007/s10766-018-0566-x","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.ed.ac.uk:publications/83d057da-7b1e-43b8-9f2e-c0c947de3065","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/portal/en/publications/high-speed-cycleapproximate-simulation-of-embedded-cacheincoherent-and-coherent-chipmultiprocessors(83d057da-7b1e-43b8-9f2e-c0c947de3065).html","pdf_url":null,"source":{"id":"https://openalex.org/S4406922455","display_name":"Edinburgh Research Explorer","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"doi:10.1007/s10766-018-0566-x","is_oa":true,"landing_page_url":"https://doi.org/10.1007/s10766-018-0566-x","pdf_url":"https://link.springer.com/content/pdf/10.1007%2Fs10766-018-0566-x.pdf","source":{"id":"https://openalex.org/S148521650","display_name":"International Journal of Parallel Programming","issn_l":"0885-7458","issn":["0885-7458","1573-7640"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Parallel Programming","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320332","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2792158561.pdf","grobid_xml":"https://content.openalex.org/works/W2792158561.grobid-xml"},"referenced_works_count":46,"referenced_works":["https://openalex.org/W1522250664","https://openalex.org/W1967211187","https://openalex.org/W1983899098","https://openalex.org/W2001408484","https://openalex.org/W2015659026","https://openalex.org/W2018352428","https://openalex.org/W2018397012","https://openalex.org/W2019828116","https://openalex.org/W2032094184","https://openalex.org/W2034062945","https://openalex.org/W2036514477","https://openalex.org/W2045566952","https://openalex.org/W2061669626","https://openalex.org/W2064280789","https://openalex.org/W2080028286","https://openalex.org/W2094324761","https://openalex.org/W2107447111","https://openalex.org/W2112770004","https://openalex.org/W2113235308","https://openalex.org/W2120635877","https://openalex.org/W2123086052","https://openalex.org/W2134470641","https://openalex.org/W2134633067","https://openalex.org/W2135491165","https://openalex.org/W2138146350","https://openalex.org/W2138400428","https://openalex.org/W2145021036","https://openalex.org/W2147657366","https://openalex.org/W2148159326","https://openalex.org/W2150412589","https://openalex.org/W2152165066","https://openalex.org/W2155764480","https://openalex.org/W2159158923","https://openalex.org/W2161522487","https://openalex.org/W2164264749","https://openalex.org/W2166151045","https://openalex.org/W2239652291","https://openalex.org/W2911671798","https://openalex.org/W3137094666","https://openalex.org/W3142366035","https://openalex.org/W3143978497","https://openalex.org/W4236302577","https://openalex.org/W4239813889","https://openalex.org/W4245923077","https://openalex.org/W4248849002","https://openalex.org/W4251534053"],"related_works":["https://openalex.org/W2092181573","https://openalex.org/W2576551918","https://openalex.org/W2056447856","https://openalex.org/W3116777825","https://openalex.org/W2998838928","https://openalex.org/W2783693002","https://openalex.org/W4294611724","https://openalex.org/W3043614744","https://openalex.org/W2124403023","https://openalex.org/W1970446888"],"abstract_inverted_index":{"The":[0],"increasing":[1],"density":[2],"of":[3,10,71,107,116,120,131,150,162,202,207],"silicon":[4],"processes,":[5],"coupled":[6],"with":[7,176,197],"the":[8,68,76,87,117,129,132,148,151,183,193],"development":[9],"ever":[11],"more":[12],"energy":[13],"and":[14,84,127],"space":[15,48],"efficient":[16],"embedded":[17,33],"core":[18,39],"designs,":[19,165],"has":[20],"led":[21],"to":[22,43,66,79,85,123,210,218,224],"multi-processor":[23],"system-on-chip":[24],"(MPSoC)":[25],"designs":[26,53,217],"becoming":[27],"increasingly":[28],"attractive":[29],"for":[30,90],"use":[31],"in":[32,38,46,62,182],"systems.":[34,92],"Unfortunately":[35],"this":[36,58,196],"increase":[37,67,128],"count":[40],"gives":[41],"rise":[42],"an":[44,102,198],"explosion":[45],"design":[47,82],"possibilities,":[49],"especially":[50],"when":[51],"heterogeneous":[52],"are":[54,64,156],"considered.":[55],"To":[56],"address":[57],"problem,":[59],"new":[60,96],"techniques":[61,209],"simulation":[63,69,144,177,212],"required":[65],"performance":[70,88,139,154],"these":[72,121,208],"systems,":[73],"while":[74],"maintaining":[75],"accuracy":[77,149],"needed":[78],"make":[80],"good":[81],"decisions,":[83],"verify":[86],"characteristics":[89],"real-time":[91],"We":[93,113],"present":[94],"a":[95,159],"high-speed,":[97],"near":[98],"cycle-accurate":[99],"simulator,":[100],"addressing":[101],"important":[103],"but":[104],"neglected":[105],"category":[106],"multicore":[108],"systems:":[109],"deeply-embedded":[110],"cache-incoherent":[111],"MPSoCs.":[112],"take":[114],"advantage":[115],"unique":[118],"properties":[119],"systems":[122],"relax":[124],"synchronisation":[125],"constraints":[126],"parallelism":[130],"simulation.":[133],"In":[134],"doing":[135],"so":[136],"we":[137,171,190],"achieve":[138],"not":[140],"possible":[141],"using":[142],"previous":[143],"techniques,":[145],"without":[146],"compromising":[147],"results.":[152],"Quantitative":[153],"results":[155],"presented":[157],"across":[158],"large":[160],"range":[161],"simulated":[163,220],"MPSoC":[164],"comprising":[166],"1\u201364":[167],"cores,":[168],"on":[169],"average":[170,199],"simulate":[172],"at":[173,222],"5.7":[174],"MIPS,":[175],"speeds":[178],"reaching":[179],"377":[180],"MIPS":[181],"best":[184],"case.":[185],"Comparing":[186],"against":[187],"FPGA":[188],"implementations":[189],"demonstrate":[191],"that":[192],"simulator":[194],"manages":[195],"timing":[200],"error":[201],"only":[203],"2.1%.":[204],"Applying":[205],"some":[206],"coherent":[211,215],"enables":[213],"even":[214],"64-core":[216],"be":[219],"accurately":[221],"up":[223],"2.2":[225],"MIPS.":[226]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}