{"id":"https://openalex.org/W4405358123","doi":"https://doi.org/10.1007/s00034-024-02934-5","title":"Single and Two Pole Analysis Based Delay and Voltage Models for RLCG Interconnect Network","display_name":"Single and Two Pole Analysis Based Delay and Voltage Models for RLCG Interconnect Network","publication_year":2024,"publication_date":"2024-12-13","ids":{"openalex":"https://openalex.org/W4405358123","doi":"https://doi.org/10.1007/s00034-024-02934-5"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-024-02934-5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-024-02934-5","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026531367","display_name":"Vikas Maheshwari","orcid":"https://orcid.org/0000-0002-4106-9034"},"institutions":[{"id":"https://openalex.org/I4210130653","display_name":"Guru Nanak Institutions","ror":"https://ror.org/03vb53h45","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210130653"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vikas Maheshwari","raw_affiliation_strings":["ECE Deptartment, Guru Nanak Institutions Technical Campus, Hyderabad, Telangana, India"],"affiliations":[{"raw_affiliation_string":"ECE Deptartment, Guru Nanak Institutions Technical Campus, Hyderabad, Telangana, India","institution_ids":["https://openalex.org/I4210130653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000212447","display_name":"Hemant Patidar","orcid":"https://orcid.org/0000-0001-6572-5799"},"institutions":[{"id":"https://openalex.org/I138272832","display_name":"Devi Ahilya Vishwavidyalaya","ror":"https://ror.org/05c2p1f98","country_code":"IN","type":"education","lineage":["https://openalex.org/I138272832"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Hemant Patidar","raw_affiliation_strings":["ECE Deptartment, Oriental University, Indore, Madhya-Pradesh, India"],"affiliations":[{"raw_affiliation_string":"ECE Deptartment, Oriental University, Indore, Madhya-Pradesh, India","institution_ids":["https://openalex.org/I138272832"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100605662","display_name":"Neha Gupta","orcid":"https://orcid.org/0000-0003-0905-5457"},"institutions":[{"id":"https://openalex.org/I4210130653","display_name":"Guru Nanak Institutions","ror":"https://ror.org/03vb53h45","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210130653"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Neha Gupta","raw_affiliation_strings":["Deptartment of Physics, Guru Nanak Institutions Technical Campus, Hyderabad, Telangana, India"],"affiliations":[{"raw_affiliation_string":"Deptartment of Physics, Guru Nanak Institutions Technical Campus, Hyderabad, Telangana, India","institution_ids":["https://openalex.org/I4210130653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012097209","display_name":"Rajib Kar","orcid":"https://orcid.org/0000-0002-5789-0580"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajib Kar","raw_affiliation_strings":["ECE Department, National Institute of Technology, Durgapur, Durgapur, West-Bengal, India"],"affiliations":[{"raw_affiliation_string":"ECE Department, National Institute of Technology, Durgapur, Durgapur, West-Bengal, India","institution_ids":["https://openalex.org/I155837530"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5000212447"],"corresponding_institution_ids":["https://openalex.org/I138272832"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20698347,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"44","issue":"4","first_page":"2226","last_page":"2241"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6439509391784668},{"id":"https://openalex.org/keywords/transmission-line","display_name":"Transmission line","score":0.5970121622085571},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5791586637496948},{"id":"https://openalex.org/keywords/electric-power-transmission","display_name":"Electric power transmission","score":0.5668916702270508},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.5478075742721558},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5147166848182678},{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.5091225504875183},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4974041283130646},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.43652141094207764},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4307856559753418},{"id":"https://openalex.org/keywords/lossless-compression","display_name":"Lossless compression","score":0.41214239597320557},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4082292914390564},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.2997615933418274},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28113245964050293},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.23114529252052307},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23039209842681885},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.22477251291275024},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1639096438884735}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6439509391784668},{"id":"https://openalex.org/C33441834","wikidata":"https://www.wikidata.org/wiki/Q693004","display_name":"Transmission line","level":2,"score":0.5970121622085571},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5791586637496948},{"id":"https://openalex.org/C140311924","wikidata":"https://www.wikidata.org/wiki/Q200928","display_name":"Electric power transmission","level":2,"score":0.5668916702270508},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.5478075742721558},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5147166848182678},{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.5091225504875183},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4974041283130646},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.43652141094207764},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4307856559753418},{"id":"https://openalex.org/C81081738","wikidata":"https://www.wikidata.org/wiki/Q55542","display_name":"Lossless compression","level":3,"score":0.41214239597320557},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4082292914390564},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.2997615933418274},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28113245964050293},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.23114529252052307},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23039209842681885},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.22477251291275024},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1639096438884735},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-024-02934-5","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-024-02934-5","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1518470519","https://openalex.org/W1985606842","https://openalex.org/W1990679103","https://openalex.org/W2091318343","https://openalex.org/W2161706716","https://openalex.org/W2933026909","https://openalex.org/W2970021053","https://openalex.org/W3115628376","https://openalex.org/W3126942597","https://openalex.org/W3137237606","https://openalex.org/W3199889746","https://openalex.org/W3202513797","https://openalex.org/W4221015578","https://openalex.org/W4221137264","https://openalex.org/W4247985547","https://openalex.org/W4285121457","https://openalex.org/W4285175442","https://openalex.org/W4312524248","https://openalex.org/W4376278557","https://openalex.org/W4383890307","https://openalex.org/W4385521720","https://openalex.org/W4386855702"],"related_works":["https://openalex.org/W3187053886","https://openalex.org/W1990679103","https://openalex.org/W2073823429","https://openalex.org/W2391596851","https://openalex.org/W1963705693","https://openalex.org/W2110774125","https://openalex.org/W2030854483","https://openalex.org/W2361185434","https://openalex.org/W2353960399","https://openalex.org/W2135137756"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-02-06T02:01:19.302388","created_date":"2025-10-10T00:00:00"}