{"id":"https://openalex.org/W4377823637","doi":"https://doi.org/10.1007/s00034-023-02397-0","title":"Variation-Tolerant Sense Amplifier Using Decoupling Transistors for Enhanced SRAM Read Performance","display_name":"Variation-Tolerant Sense Amplifier Using Decoupling Transistors for Enhanced SRAM Read Performance","publication_year":2023,"publication_date":"2023-05-23","ids":{"openalex":"https://openalex.org/W4377823637","doi":"https://doi.org/10.1007/s00034-023-02397-0"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-023-02397-0","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-023-02397-0","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5097794458","display_name":"Ayush Dahiya","orcid":null},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ayush Dahiya","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Delhi Technological University,  Delhi, 110042, India","Department of Electronics and Communication Engineering, Delhi Technological University,  Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University,  Delhi, 110042, India","institution_ids":["https://openalex.org/I863896202"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University,  Delhi, India","institution_ids":["https://openalex.org/I863896202"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030766479","display_name":"Poornima Mittal","orcid":"https://orcid.org/0000-0002-9479-8628"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Poornima Mittal","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Delhi Technological University,  Delhi, 110042, India","Department of Electronics and Communication Engineering, Delhi Technological University,  Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University,  Delhi, 110042, India","institution_ids":["https://openalex.org/I863896202"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University,  Delhi, India","institution_ids":["https://openalex.org/I863896202"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101698273","display_name":"Rajesh Rohilla","orcid":"https://orcid.org/0000-0003-4513-0338"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajesh Rohilla","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Delhi Technological University,  Delhi, 110042, India","Department of Electronics and Communication Engineering, Delhi Technological University,  Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University,  Delhi, 110042, India","institution_ids":["https://openalex.org/I863896202"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University,  Delhi, India","institution_ids":["https://openalex.org/I863896202"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5030766479"],"corresponding_institution_ids":["https://openalex.org/I863896202"],"apc_list":null,"apc_paid":null,"fwci":0.7947,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.71053844,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":"42","issue":"10","first_page":"5799","last_page":"5810"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.8762251138687134},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.805009126663208},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6650322675704956},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6054320931434631},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5990330576896667},{"id":"https://openalex.org/keywords/decoupling","display_name":"Decoupling (probability)","score":0.5818978548049927},{"id":"https://openalex.org/keywords/sense","display_name":"Sense (electronics)","score":0.5412238836288452},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5296758413314819},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4845208525657654},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.46811360120773315},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4557397961616516},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45489755272865295},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3957732617855072},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2946665287017822},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2658064067363739}],"concepts":[{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.8762251138687134},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.805009126663208},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6650322675704956},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6054320931434631},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5990330576896667},{"id":"https://openalex.org/C205606062","wikidata":"https://www.wikidata.org/wiki/Q5249645","display_name":"Decoupling (probability)","level":2,"score":0.5818978548049927},{"id":"https://openalex.org/C143141573","wikidata":"https://www.wikidata.org/wiki/Q7450971","display_name":"Sense (electronics)","level":2,"score":0.5412238836288452},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5296758413314819},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4845208525657654},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.46811360120773315},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4557397961616516},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45489755272865295},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3957732617855072},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2946665287017822},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2658064067363739},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-023-02397-0","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-023-02397-0","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W941595258","https://openalex.org/W1977030506","https://openalex.org/W2046515116","https://openalex.org/W2076063765","https://openalex.org/W2096245353","https://openalex.org/W2115811012","https://openalex.org/W2122435992","https://openalex.org/W2127190809","https://openalex.org/W2134381039","https://openalex.org/W2164967515","https://openalex.org/W2329443455","https://openalex.org/W2920650667","https://openalex.org/W3103005480","https://openalex.org/W3168570952","https://openalex.org/W3171557414","https://openalex.org/W4206778551","https://openalex.org/W4214514744","https://openalex.org/W4220846397","https://openalex.org/W4285982472","https://openalex.org/W4295678314","https://openalex.org/W4300960334","https://openalex.org/W4311410228"],"related_works":["https://openalex.org/W1835913819","https://openalex.org/W2051363901","https://openalex.org/W2127348582","https://openalex.org/W2107909712","https://openalex.org/W2537086382","https://openalex.org/W1992102083","https://openalex.org/W2108986771","https://openalex.org/W2556915818","https://openalex.org/W2052135822","https://openalex.org/W2033557479"],"abstract_inverted_index":null,"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}