{"id":"https://openalex.org/W3174228295","doi":"https://doi.org/10.1007/s00034-021-01770-1","title":"Design of Memristor-Based Combinational Logic Circuits","display_name":"Design of Memristor-Based Combinational Logic Circuits","publication_year":2021,"publication_date":"2021-06-28","ids":{"openalex":"https://openalex.org/W3174228295","doi":"https://doi.org/10.1007/s00034-021-01770-1","mag":"3174228295"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-021-01770-1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-021-01770-1","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000603349","display_name":"Gongzhi Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Gongzhi Liu","raw_affiliation_strings":["Institute of Modern Circuits and Intelligent Information, Hangzhou Dianzi University, Hangzhou, 310018, China"],"affiliations":[{"raw_affiliation_string":"Institute of Modern Circuits and Intelligent Information, Hangzhou Dianzi University, Hangzhou, 310018, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083686173","display_name":"Shuhang Shen","orcid":"https://orcid.org/0000-0001-5976-779X"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuhang Shen","raw_affiliation_strings":["Institute of Modern Circuits and Intelligent Information, Hangzhou Dianzi University, Hangzhou, 310018, China"],"affiliations":[{"raw_affiliation_string":"Institute of Modern Circuits and Intelligent Information, Hangzhou Dianzi University, Hangzhou, 310018, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103147589","display_name":"Peipei Jin","orcid":null},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peipei Jin","raw_affiliation_strings":["Institute of Modern Circuits and Intelligent Information, Hangzhou Dianzi University, Hangzhou, 310018, China"],"affiliations":[{"raw_affiliation_string":"Institute of Modern Circuits and Intelligent Information, Hangzhou Dianzi University, Hangzhou, 310018, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065201073","display_name":"Guangyi Wang","orcid":"https://orcid.org/0000-0002-6777-8234"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guangyi Wang","raw_affiliation_strings":["Institute of Modern Circuits and Intelligent Information, Hangzhou Dianzi University, Hangzhou, 310018, China"],"affiliations":[{"raw_affiliation_string":"Institute of Modern Circuits and Intelligent Information, Hangzhou Dianzi University, Hangzhou, 310018, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108374861","display_name":"Yan Liang","orcid":null},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yan Liang","raw_affiliation_strings":["Institute of Modern Circuits and Intelligent Information, Hangzhou Dianzi University, Hangzhou, 310018, China"],"affiliations":[{"raw_affiliation_string":"Institute of Modern Circuits and Intelligent Information, Hangzhou Dianzi University, Hangzhou, 310018, China","institution_ids":["https://openalex.org/I50760025"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5000603349"],"corresponding_institution_ids":["https://openalex.org/I50760025"],"apc_list":null,"apc_paid":null,"fwci":3.962,"has_fulltext":false,"cited_by_count":56,"citation_normalized_percentile":{"value":0.94279387,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"40","issue":"12","first_page":"5825","last_page":"5846"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7757238149642944},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.679068922996521},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6740429401397705},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6637106537818909},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6336613297462463},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.61188805103302},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.565886378288269},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5310941934585571},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.5290514230728149},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47492489218711853},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4741867482662201},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.46399590373039246},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4636462926864624},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4450682997703552},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43603965640068054},{"id":"https://openalex.org/keywords/diode\u2013transistor-logic","display_name":"Diode\u2013transistor logic","score":0.4306834638118744},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.28433939814567566},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2697869837284088},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24472439289093018},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20855224132537842},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07784581184387207}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7757238149642944},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.679068922996521},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6740429401397705},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6637106537818909},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6336613297462463},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.61188805103302},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.565886378288269},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5310941934585571},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.5290514230728149},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47492489218711853},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4741867482662201},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.46399590373039246},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4636462926864624},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4450682997703552},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43603965640068054},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.4306834638118744},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.28433939814567566},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2697869837284088},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24472439289093018},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20855224132537842},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07784581184387207}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-021-01770-1","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-021-01770-1","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1183631588","display_name":null,"funder_award_id":"61771176, 61801154, 61271064","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W845285418","https://openalex.org/W2004782555","https://openalex.org/W2061528230","https://openalex.org/W2069066066","https://openalex.org/W2081729575","https://openalex.org/W2083537989","https://openalex.org/W2089597903","https://openalex.org/W2112181056","https://openalex.org/W2154478031","https://openalex.org/W2162651880","https://openalex.org/W2195265150","https://openalex.org/W2339546864","https://openalex.org/W2540088678","https://openalex.org/W2580911598","https://openalex.org/W2606154306","https://openalex.org/W2734929653","https://openalex.org/W2759700740","https://openalex.org/W2774773774","https://openalex.org/W2778155126","https://openalex.org/W2795192717","https://openalex.org/W2799210008","https://openalex.org/W2811220069","https://openalex.org/W2972614379","https://openalex.org/W3101421194","https://openalex.org/W3150028445","https://openalex.org/W3215683369","https://openalex.org/W6601867051"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W2082591327","https://openalex.org/W2991771859","https://openalex.org/W1529529399","https://openalex.org/W2167525841","https://openalex.org/W2066518505","https://openalex.org/W2158157809","https://openalex.org/W2121963733","https://openalex.org/W2131471893","https://openalex.org/W1593362825"],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":16},{"year":2024,"cited_by_count":14},{"year":2023,"cited_by_count":16},{"year":2022,"cited_by_count":8},{"year":2021,"cited_by_count":1}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}